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ABSTRACT 
In recent years, the increasing market and the increasing need of battery-operated 
portable equipment have pushed the industry to put much more efforts on developing new 
circuit techniques and new circuit structures to design circuit that can operate at very low 
supply voltages and with reduced power dissipation. Reducing power supply is a natural 
solution to reduce power consumption. However, reducing power supply does not always 
mean almost the same performance and lower power consumption. All of the above facts 
have produced the urgent necessity to find new circuit design techniques that can produce 
circuits operating at power supply voltage in the range of IV to 2V. Although many 
techniques have been proposed to design discrete time low voltage CMOS circuits recently, 
few techniques were proposed to design their continuous-time counterparts. 
In this dissertation, a technique that can be used to design low voltage CMOS 
continuous-time analog circuits is proposed. Some biasing current sources are added to the 
inverting or non-inverting opamp terminals such that the opamp input common-mode 
voltages could be shifted close to one of the supply rails for allowing low voltage operations. 
A digital frequency and Q tuning technique is proposed for low-voltage active RC 
biquad filters that uses programmable capacitor arrays (PCAs). The proposed technique does 
not require any peak detectors, which are difficult to implement at low-voltage. Instead, it 
uses a few analog comparators, a digital comparator and a few binary counters to adjust the 
PCAs. 
A direct digital background tuning technique for the notch frequency of continuous-
time sigma-delta modulator is proposed to solve the large SNR loss problem caused by the 
deviation of the actual notch frequency from the desired value due to process and 
temperature changes. The converging condition, the converging time constant, the variance 
of the tuned notch frequency and the in-band noise power for a deviated notch frequency of 
the proposed tuning technique are analyzed. Many MATLAB simulation results are 
presented. 
To demonstrate the proposed low voltage design technique, the frequency and Q 
tuning technique, and the notch frequency tuning technique, a IV continuous-time low pass 
and band pass filter and a 1.2V continuous-time band pass sigma-delta modulator prototypes 
are designed, fabricated and tested. For a 5 kHz sine wave input signal, the filter achieves a 
THD of -60.2 dB for a peak-to-peak output voltage of 600 mV. The measured power 
consumption for the filter alone consumes about 0.52mW for a supply voltage of ±0.5 V. The 
measured DR for the 1.2 V modulator is about 40dB(6.5bit) and the peak SNR is 44dB(7bit). 
The power consumption is 2.1mW. 
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CHAPTER 1 INTRODUCTION 
1.1 Motivation 
Designing analog circuits that can operate at low voltages has been gaining an 
increasing importance in recent years. The demands for low voltage s-y stems are mainly 
caused by three reasons. The first reason is the rapid increasing demamd for battery-operated 
and solar-powered systems that require lower power consumption to prolong the battery life, 
and to minimize the number of batteries to reduce the volume and the= weight. The other two 
reasons are due to today's advanced sub-micron technology. Smaller rfeature sizes result in 
larger local electrical fields as high as 5MV/cm [1]. This will cause reliability problems 
unless lower supply voltages are used. In addition, the power consumption per unit area has 
been increased due to the large integration. In order to reduce the power dissipation, supply 
voltages have to be reduced since the dynamic power consumption of digital circuits is 
proportional to the square of power supply. Nevertheless, reducing power supply voltage 
does not always reduce the power dissipation of analog circuits and sometimes may even 
increase it. However, in general, the total power consumption of digital and analog circuits, 
which are integrated in the same chip with the same low supply voltage, will be reduced a lot 
since most of circuits in mixed mode low voltage systems are digital. Therefore, it is worthy 
to reduce the power supply voltage along with the scaling process. 
At moderate low voltages such as 3.3V or 2.5V, many of the proven circuit design 
techniques can be directly used as before or with little sacrifice of circuit performance. 
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According to CMOS technology projection, the power supply voltages will be reduced below 
1.5 V [2] [3]. For digital circuit design, it is capable to operate them at such low voltage even 
using the technologies available today [4]. However, scaling the supply voltage down to this 
range presents a formidable challenge to the design of analog circuits. This challenge comes 
from the fact that the threshold voltages of MOSFET devices are relatively high for the given 
supply voltage ranges. For future standard CMOS processes, the threshold voltages may not 
decrease much below what is available today [2]. Since many proven circuit techniques lose 
their validity when supply voltage is less than 1.5V, many techniques that can operate at 
power supply voltages in the range of 1 to 2 V were proposed in the literature recently as 
discussed below. 
Although low voltage analog circuit design can be achieved using low threshold 
voltage devices [5] [6], it is a high-cost solution due to the requirement of non-standard 
processing. Another solution is to use on-chip DC-to-DC converters or other 
bootstrapping techniques to increase the internal supply voltage. However, high internal 
supply voltage may not be tolerable for scaled-down technologies. Therefore, new circuit 
techniques must be developed to operate analog circuits at a low supply voltage using 
relatively high threshold voltage devices. It should be noted that these techniques would 
surely offer the potential for the best utilization of a given technology at any voltage range 
even if low threshold voltage technologies become standard. 
One of the most common building blocks in analog circuit systems is the opamp. To 
achieve rail-to-rail signal swings at low supply voltages, input stages with rail-to-rail input 
common-mode ranges have been developed [7] [8] [9] in standard CMOS process with a 
supply voltage in the range of 1.2 V to 3 V. Supply voltage can go as low as 1 V if the input 
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differential stage of an opamp is realized using bulk driven MOSFETs [10] or depletion 
devices available in some specialized BiCMOS process [11]. With these opamps, many low 
voltage analog circuits such as active RC filters can be realized. However, designing analog 
circuits that require switches such as sample-and-hold amplifiers at low supply voltages still 
remains a challenge. When the supply voltage is less than the sum of the threshold voltages 
of PMOS and NMOS, the switches will fail to pass voltages in the mid-range of the power 
supply even if transmission gates are used [12]. To deal with this problem, switched-opamp 
technique has been proposed [13]. This technique avoids the use of critical switches to pass 
voltages in the mid-range by turning on or off the switched opamps. Hence, it can be used 
effectively whenever the output of an opamp drives the capacitors connected to the inputs of 
another opamp. Many switched-capacitor circuits can be implemented using switched-opamp 
technique such as discrete-time filter [12] and sigma-delta modulator [14]. 
Bulk-driven [15], floating gate and inserting floating battery [16] techniques can be 
used to design very low voltage continuous time circuits but the first two have severe gain-
bandwidth limitations and the third one often requires complicated floating battery 
generation circuits. In this thesis, an alternative simple low voltage analog circuit technique 
is proposed to design ultra low voltage continuous time analog circuits. Like switched-opamp 
technique, it avoids the need to have a wide common-mode input range for opamps. At the 
same time, no critical switches for passing large swing voltages are needed. Using the 
proposed technique, a IV continuous-time active RC filter and a 1.2V continuous time fully 
differential sigma-delta modulator are implemented in a conventional 1.2 fxm and a 1.5p.m 
CMOS process respectively. 
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1.2 Contributions 
1. Literature survey for low voltage circuit design techniques. 
2. A circuit technique for designing low voltage continuous-time active RC filters is 
proposed. 
3. A simple digital frequency tuning method with programming capacitor array (PCA) is 
proposed in low voltage RC filters. 
4. A Q tuning method, which does not require any peak detectors, is proposed for ultra 
low voltage continuous-time filters. 
5. A direct digital background technique for tuning the notch frequency of continuous-
time sigma-delta modulators is proposed. 
6. A IV band pass and low pass filter is designed, fabricated and tested. 
7. A 1.2V continuous-time band pass sigma-delta modulator is designed, fabricated and 
tested. 
1.3 Organization 
Chapter 2 summarizes various problems associated with the design of low 
voltage analog circuits in standard CMOS process when the power supply voltage is in the 
range of 1-2V. Different low-voltage circuit design techniques are described and their 
advantages and disadvantages are analyzed and compared. 
Chapter 3 introduces the proposed technique for designing low voltage active RC 
filters and explains in details how to design filters using the proposed technique. 
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Chapter 4 introduces the proposed Q factor tuning technique suitable for low 
voltage active RC filters and describes the frequency tuning method used in the low voltage 
filter prototype. 
Chapter 5 describes a direct digital tuning method that can be used to tune the 
center frequency of BP filter in a continuous-time bandpass sigma-delta modulator. The 
convergence condition, converging time constant and the co-variance of the notch frequency 
after tuning are analyzed. Many simulation results are also presented in this chapter. 
Chapter 6 presents the design guidelines, analysis, low voltage circuit block 
designs, simulation results and measurement results of a IV second-order band pass and low 
pass filter fabricated in MOSIS AMI 1.2um CMOS process. 
Chapter 7 presents the design guidelines, analysis, low voltage circuit block 
designs, simulation results and measurement results of a 1.2V second-order continuous-time 
multi-feedback (return-to-zero DAC and half delayed retum-to-zero DAC) band pass sigma-
delta modulator filter fabricated in MOSIS AMI 1.5um CMOS process. 
Chapter 8 concludes the thesis with a discussion about the effectiveness of the 
proposed low-voltage filter design technique, the proposed frequency and Q tuning 
techniques and the proposed notch tuning technique according to the test results of the two 
prototypes. Finally, some possible future works are recommended. 
6 
CHAPTER 2 LOW VOLTAGE ANALOG 
CIRCUIT DESIGN 
In this chapter, the issues and challenges along with low voltage circuit design are 
first discussed. The problems with the design of low voltage analog circuit are then 
described. Different low voltage circuit techniques available in the literature are presented in 
this chapter. Finally, the designs of several low voltage building blocks are discussed. 
2.1 Introduction 
Although it is capable to operate digital circuits at low voltage (1-3V) even using the 
technologies available today [4]. However, scaling down the supply voltage down presents 
many formidable challenges to analog circuit designs. These challenges come from the facts 
that the threshold voltages and the source-drain saturation voltages of MOSFET devices do 
not scale down at the same rate as the supply voltage or do not scale down at all with the 
scaling down supply voltages [2], As a result, many popular circuit structures such as 
cascode structures lose their functions in low power supply designs. 
Another formidable challenge for low voltage circuit design is the degradation of 
dynamic range. This is mainly due to that the noise floor does not scale down at all within 
low voltage circuits. Therefore, circuit techniques to reduce noise floor must be developed. 
To increase the dynamic range, fully differential topologies are frequently used. In some 
cases, lateral BIT's available in standard CMOS process can be used to provide up to several 
orders of magnitude of lower 1/f noise corner frequencies compared to the CMOS 
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counterpart. Larger gm of BJT's also means lower thermal noise. Thus, using lateral BJT's is 
a smart choice as the input differential pair transistors [17]. 
To meet the increasing demand for battery-operated systems, many arising issues 
with low voltage design have been widely studied and many new circuit structures and 
system topologies that are suitable for low voltage design have been investigated in literature. 
Several solutions were proposed to directly solve the high threshold voltage problem. Low 
voltage analog circuit design can be achieved using low threshold voltage devices [5] [6], 
but it is a high-cost solution due to the addition of nonstandard processing. Moreover, low VT 
transistors often have large leakage currents when they are OFF. The leakage causes the 
charge on the integrator capacitor to leak away. Usually it is signal dependent and 
consequently produces harmonic distortion. Another solution is to use on-chip DC-to-DC 
converters or other bootstrapping techniques to increase the internal supply voltage. 
However, high internal supply voltage may not be tolerable for future scaled-down 
technologies. Therefore, circuit techniques must be developed to operate analog circuits at a 
low supply voltage using relatively high threshold voltage devices. Several indirect solutions 
such as bulk-driving, floating-gate, forward biased bulk-source and self-cascode have 
been proposed in literature to circumvent the high V? problems. It should be noted that these 
techniques would surely offer the potential for the best utilization to a given technology at 
any voltage range even if low threshold voltage technologies become standard in future. 
Low power supply also presents challenges for analog circuits that require switches 
such as sample-and-hold amplifiers and switched capacitor circuits. When the supply voltage 
is less than the sum of the threshold voltages of PMOS and NMOS, the switches will fail to 
pass voltages in the mid-range of the power supply even if transmission gates are used [12]. 
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To deal with this problem, switched-opamp technique has been proposed [13]. This 
technique avoids the use of critical switches to pass voltages in the mid-range by turning on 
or off the switched opamps, and hence, it can be used effectively whenever the output of an 
opamp drives the capacitors connected to the inputs of another opamps. All of these 
techniques will be briefly discussed after the discussion on the problems related to low 
voltage analog circuit design is presented. 
2.2 Problems with Low Voltage Analog Circuit Design 
2.2.1 Loss of square law relationship [19] 
With the reduced power supply voltage and the small feature sizes for deep sub-
micron transistors, the square law relationship does not hold any more. The crossover value 
of VGS-VT between the strong inversion and the velocity saturation at high current is 
approximated by [20], 
VGS —VT =4nL-j2- (2.1) 
For L=0.25um, it is about 2.5V. For small L, VGs-VT between the strong and the 
weak inversion is constant, about BOOmV. The strong inversion region with the square-law 
relationship slowly decreases for smaller channel length and is expected to vanish by the year 
of 2004. The corresponding value of transconductance per unit current, 
is low. Beyond Vgssv-Vt, increased current does not yield any increase in transconductance. 
Hence smaller values of L lead to smaller supply voltages but not necessarily to lower power 
consumption. 
In addition, for most desired low-voltage low-power circuits, the optimized tradeoff 
among area, power and speed must l>e carefully evaluated for different transistor operating 
regions. The best tradeoff is often obtained when transistors operate in the moderate 
inversion regions. In recent years, some modeling research works have been done to propose 
a one-equation model for all the operation regions [21] [22]. It can be used to optimize circuit 
performance according to power consumption and speed. 
2.2.2 Worse Mismatches [20] 
Reduction of power supply directly reduces maximum signal swing. To achieve the 
same dynamic range, noise and or mismatch errors must be decreased. Noise and mismatch 
errors improve along with the square root of increased area. The Vt distribution is described 
by 
03, 
With Avt slowly decreasing with L about lOmVum for an NMOS transistor with 0.5um 
channel length. For the same dynamic range, large silicon areas are required, leading to 
larger capacitance and hence means larger current and larger power consumption. 
2.2.3 Switch Overdrive Voltage Reduction 
Supply voltage reduction does not affect the properties of capacitors very much but it 
does cause some problems for the proper operation of MOS switches and opamps. This is 
due to the reduction of the overdrive voltage of MOS switches. This leads to the result that 
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the single MOS switches and even the transmission gate can no longer pass all signals 
through at low voltage. Figure 2.1 (a) and (b) shows the conductance of NMOS and PMOS 
transistors varies as the gate voltage Vx changes from 0 to VDD at Vdd=5V and Vdd = 15V 
respectively. At 5V, their conductance is always higher than a minimum gm. As shown in 
Figure 2.1 (b), a critical voltage region centered around VDD/2 in which both NMOS and 
PMOS switches are not conducting is present [23]. 
gds 
PMOS NMOS 
VDD-VTHn VDD Vx VTHp 
gds 
;os 
VDD Vx VDD-VTHn VTHp 
(a) (b) 
Figure 2.1 Switch conductance for two different supply voltage 
(a) VDD=5Vand (b) VDD=1.5V 
2.3 Low Voltage Analog Circuit Design Techniques 
2.3.1 Process Level Techniques 
2.3.1.1 Multiple Vrorlow Vt Transistors [5][6] 
Multiple Vth process or a low Vth process, are two possible solutions to low voltage 
design from a process point of view. With these two methods, higher Vjh devices are used 
for the digital core to ensure good digital circuit performance and lower Vth devices are used 
for analog blocks to make the threshold voltage compatible with the reduced power supply 
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voltage. Generally, low Vth devices often have large sub-threshold leakage currents when 
they are off. Since several extra process steps are needed to be added, both of them have been 
proven to be high cost solutions for low voltage circuit design and are incompatible with 
most mainstream digital CMOS processes. 
2.3.1.2 Floating Gate Transistors[l9] 
In this technique, another layer of poly-silicon is deposited on the canonical gate 
poly-silicon. The major difference between floating gate transistors and normal transistors is 
that the floating gate of floating gate transistors is not controlled directly by input signals but 
by the coupled signals through some poly-to-poly capacitor coupling. The idea behind this 
technique is that the equivalent threshold voltage seen from the control gates can be 
programmed by varying the amount of static charge on the floating gate. But the complex 
programming circuits and high programming voltage limit its wide application in low voltage 
circuit design. Figure 2.2 (a) and (b) shows the schematic symbol and equivalent circuit of 
multiple input MOSFET respectively. 
4H 
(a) (b) 
Figure 2.2 Multiple-input floating gate MOSFET 
(a) Schematic Symbol and (b) Equivalent Circuit 
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2.3.2 Circuit Level 
At circuit level, several circuit structures suitable for low voltage design such as 
voltage multipliers, bulk driving, forward biased bulk-source operation and self-cascode are 
proposed in the literature. 
2.3.2.1 Voltage Multiplier 
This technique uses an on-chip voltage multiplier to increase the internal voltage 
supply and hence increase the overdrive voltage of MOS switches, which can be used to 
solve the problems described in section 2.2.3. These multipliers are used for the critical 
switches, which have to pass large swing signals, especially for signals passing through the 
nearby region of VDo/2. The disadvantage of this technique is that it can not be used in the 
deep sub-micron technologies due to the sub-micron process limitations. Another 
disadvantage of this technique is that it often consumes large area and large power. This 
technique can not be applied to future advanced processes, which can not withstand the high 
boosted clock voltage. 
2.3.2.2 Bulk Driving MOSFETS 
Bulk driven MOS transistor concept was first proposed in 1987[15]. A IV bulk 
driven opamp with rail-to-rail input common mode range was designed in [10]. Different 
from the normal operation of MOS transistor, Vos is kept constant as a bias voltage while 
input signal is applied to the bulk terminal. The advantages of bulk-driven transistors are 
[19]: i) depletion characteristics avoiding VT requirement in the signal path, large signal 
swing, and very low power supply voltage required; ii) the real gate can be used to modulate 
the bulk-driven MOSFET. The disadvantages are [19]: i) The gm of a bulk-driven transistor 
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is substantially smaller than that of a conventional MOSFET, which leads to lower GBW and 
worse frequency response; ii) The polarity of a bulk-driven transistor is determined by the 
well type of a process. This limits its wide applications, iii) The equivalent input noise of a 
bulk-driven MOSFET amplifier is larger than that of a conventional one due to its smaller 
gm. iv) Prone to turn on the parasitic BJT's, which leads to latch-up problem. 
2.3.2.3 Forward Biased Bulk-Source Operation [24] 
This technique overcomes the high threshold voltage problem by forward biasing the 
bulk-source junction of a MOSFET. This can be done either by connecting the bulk to a 
slightly higher voltage than the source voltage or by injecting a small amount of current 
through the bulk terminals. VBS is constant in the latter case while it is not in the previous 
case. By injecting a small current through the bulk terminals of well devices, the total supply 
voltage requirement of the complementary differential pair can be lowered. 
2.3.2.4 Self-Cascode [19] 
Self-Cascode structure [25] shown in Figure2.3 provides higher output impedance 
and larger voltage headroom than that of conventional cascode structures. 
M2 
mW/L 
1 W/L 1 
->i 
Ml Vs 
Figure 2.3 Self-cascode MOSFET 
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The lower transistor Ml operates in triode region as an input dependent resistor while 
the upper transistor M2 operates in saturation region. The source drain voltage of Ml is so 
small that there is no significant difference between the saturation voltage of M2 and that of 
the composite transistor. This advantage of the self-cascode structure can be used in low 
voltage applications. 
The output resistance is roughly proportional to m=(W/L)2/(W/L)i. In practical cases, 
for optimal operation m should be larger than 1. Note that it is not necessarily to have 
different threshold voltages for the two transistors to operate properly. However, it does help 
to improve the output impedance [6] [27] to have Vti>Vt2. 
2.3.3 System Level 
2.3.3.1 Switched Opamp Technique 
The switched opamp technique uses the facts that most of the switches in switched 
capacitor (SC) circuits need not to conduct signal in the middle range of the power supply. 
Therefore, all these switches can be implemented naturally with PMOS or NMOS transistors 
depending on whether GND or VDD they are connecting to,respectively. All other critical 
switches were replaced with "opamp switch". Figure 2.4 (a) shows a typical switched 
capacitor circuit in which a switch was labeled as a critical one it needs to pass signals in the 
middle range. Figure 2.4 (b) shows the same circuit but with the critical switch replaced by a 
"opamp switch". 
In this technique, the operation of the critical switch was replaced by the switched 
opamp. So the critical switch problem is circumvented. Since the switched opamp is often 
turned on or turned off, its outputs will be valid only during the on phase. During the off 
phase, its outputs will be pulled up to VDD or down to GND. 
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(a) (b) 
Figure 2.4 (a) Standard switched -capacitor integrator and (b) switched opamp integrator 
However, there are three disadvantages of this technique. First, at the front end, 
critical switches connected to off-chip input signals can not be avoided and direct input 
through MOSFET switches usually result in a small signal input range [12][28]. Second, the 
outputs of the opamps in a switched-opamp circuit are always required to swing from one of 
the supply voltage during one of the clock phases and hence, the output signals may be slew 
rate limited. Third, this technique can only be used in some low speed systems because of the 
relatively long delay time of turning on and off the opamps. Despite these disadvantages, 
switched-opamp technique is a very effective technique to implement low voltage discrete-
time analog circuits. Many low voltage switched-capacitor circuits can be implemented using 
switched-opamp technique such as discrete-time SC filter [12] and sigma-delta modulator 
[14]. 
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2.3.3.2 Inserting floating battery technique [16] 
This technique involves placing a floating battery in series with one of the opamp 
input terminals as shown in Figure 2.5 (a). The positive opamp input is connected to a DC 
reference voltage Vref, which is very close to GND or the negative supply rail. Also, a 
floating battery with the value of Vbias = VDc/2-Vref is connected in series with the negative 
opamp terminal. This leads to the voltage on the positive terminal Vx = VDDZ2. This 
technique can be regarded as the continuous time counterpart of the switched opamp 
technique but it also allows switched operation. Figure 2.5 (b) shows the low voltage 
implementation of an inverting amplifier with a gain -RVRi, in which the floating battery 
was implemented with a resistor and two current sources. 
The minimum supply requirements for this technique is: 
Vsup(min) = VSG + Vov + Vref (2.4) 
where VSG is the quiescent gate-to-source voltage of the input stage transistor (PMOS 
transistors are assumed). This technique can be used to design circuits with a single supply 
close to one transistor's threshold voltage (around 1 V) and with large signal swing. 
Vin 
Vbias =VDD/2-Vrcf 
Vin 
Vout 
Rbias 
Vx + vbias 
Ibias Vout 
(a) (b) 
Figure 2.5 (a) Inserting floating battery technique and (b) simple implementation 
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2.4 Low Voltage Analog Building Blocks 
2.4.1 Low voltage Current Mirrors 
Current mirror is a very important building component of many analog blocks such as 
opamp and comparator etc. Due to constraints arising from low power supply voltage, low 
voltage current mirrors are required to have the following characteristics, i) low AC input 
resistance and small DC drop at the input node; ii) high output impedance; iii) low output 
compliance voltage so the maximum output signal swing is allowed; iv) good frequency 
response for high frequency application; v) a linear current transfer ratio. 
lout 
Iin 
(a) (b) (c) 
lin v Vshift irfout 
(d) (f) 
Figure 2.6 Low voltage current mirror (a) High swing current mirror with 
input current injected to the source of M2, (b) Prodanov's structure [29], (c) 
Itakura's structure [30],(d,e) Ramirez-Angulo's current mirror with input level 
shift [31], (f) F. You's structure [32]. 
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A very good review to low voltage current mirrors can be found in [19]. Six different 
kinds of low voltage current mirrors are shown in Figure 2.6. 
2.4.2 Low Voltage Opamp 
The most important basic building block in analog and mixed-mode circuits is the 
operational amplifier. In a well-designed low voltage opamp, the minimum required supply 
voltage is decided by the differential input stage, and is equal to VT + 2VDSsat- For a typical 
CMOS process, this is almost 1 V.Another main limitation of differential pair is the reduced 
input common mode (CM) range. For NMOS differential pair, this is limited between 
Vss+Vt+-2VDssat to VDD, while for PMOS differential pair, it is limited between Vss and VDD-
|VT|-2|VsDsat|- In order to ensure rail-to-rail output swing and still to use the single polarity 
differential pair, the input and output dc levels must be set at different levels. This will be 
described in detail in chapter 3. 
At some medium low voltages (3.3V or 2.5V or more precisely 
Vsup>V-rN+|Vtp|+4VDssat)i the traditional approach with N-P complementary rail-to-rail input 
stage [9] [33] [34] [35] [36] can be adopted easily. However, in order to achieve a constant 
gm over the entire common mode input range, proper biasing circuits are required. 
For very low supply voltage (less than 1.5V), there exists an input CM voltage range 
in the middle of supply rails, in which it can not turn on both PMOS and NMOS pair. 
Resistive dynamic level shift technique [33] [37] can be used to get a near rail-to-rail CM 
input swing with parallel connected NMOS and PMOS structures. In this technique, the input 
CM signal is adapted to the amplifier-input range by means of a front-end circuit based on a 
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CM feedback loop. Recently, many other techniques have been proposed to extend the input 
CM range of low voltage opamps: 
• Floating gate MOSFET differential pair can be used to obtain a rail-to-rail input 
CM range[38] 
• Bulk-driven differential pair can be used to achieve low voltage rail-to-rail CM 
input swing[10] 
• Input CM adapter circuits can be used to shift input CM range close to one of the 
supply rails without having any changes to the input and output differential mode 
(DM) signals [33] 
2.4.3 Low Voltage Analog Comparator 
At high voltage circuit design, the comparator is always designed to have a 
differential pair as the input stage [39]. However, as discussed before, the input common 
mode range for a differential pair at low voltage is very limited unless some complementary 
input structures are employed. Another key problem of a low voltage comparator is the reset 
operation. Usually this is realized by shorting the two outputs at their metastable state with a 
switch. Again, a switch that can handle a level in the middle of supply rails is needed. To 
avoid this problem, instead of reset the outputs of a comparator to a middle voltage, they can 
be pulled up to VDD or pulled down to GND. However, this will limit the highest operating 
speed of the comparator. 
One possible solution for designing a low voltage comparator is to shift the input 
voltages to an acceptable input common mode range such as one of the supply rails before 
comparison is done [14]. Another solution is to use resistance loads instead of transistor 
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loads in the differential stage to increase the input common mode range [40]. However, the 
most attractive solution is to use a current mode approach [41]. This approach can be used to 
design a low voltage comparator with a wide range input swing since the comparison of large 
voltage swing has been converted into current comparison. 
2.4.4 Low Voltage Output Stage [19] 
For low voltage designs, a rail-to-rail output swing is desirable to efficiently utilize 
the power supply. The type of loads decides the required driving capability and therefore the 
type of output stage. Common-drain voltage follower output stage is rarely used in low 
voltage design due to its small output voltage swing arising from the stacking of Vos. P and 
Vos. N- Instead, common-source class AB configurations are widely used in low voltage 
designs due to its high output impedance, high voltage gain and rail-to-rail output signal 
swing. There are two categories of CMOS class AB output stage depending on how the 
quiescent current is controlled: i) without feedback loop; ii) with feedback loop. Usually, the 
second method can easily operate at lower supply voltage and has a better accurate control 
over the quiescent current but it may have stability problem because of the feedback loop. 
2.5 Summary 
The issues and challenges that analog designer will confront when the power supply 
voltage is reduced below 3V or even to IV are reviewed in this chapter. Different low 
voltage circuit design strategies to implement high performance low voltage circuits are also 
discussed in this chapter. Finally, several very important low voltage building blocks are 
discussed in this chapter. 
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CHAPTER 3 DESIGN TECHNIQUE OF VERY LOW 
VOLTAGE CMOS CONTINUOUS-TIME ACTIVE RC FILTER 
In this chapter, we summarize the issues of designing low voltage analog filters. 
Although some techniques such as switched-opamp were proposed to design low voltage 
discrete time filters, we focus on the design of low voltage continuous time analog filter. A 
proposed technique for converting high voltage continuous time active RC filters into low 
voltage designs is presented. Similar to switched-opamp technique, it avoids the need to have 
a wide common-mode input range for opamps. At the same time, no critical switches for 
passing voltage signals are needed. 
3.1 Introduction 
Low voltage analog filters are often required as pre- and post-processing blocks in 
front of and after the A/D and D/A interfaces in many mixed signal systems. It is usually 
required to integrate these filters with digital signal processing (DSP) circuits in a low-cost 
CMOS technology. To achieve this integration, Gm-C and MOSFET-C techniques are 
usually the choices to integrate these continuous-time filters especially for high frequency 
applications [42][43]. For high linearity and high dynamic range applications such as 
telecommunication applications, active RC filters based on poly resistors and programmable 
capacitor arrays are often used [42] [43]. However, the supply voltages for advanced CMOS 
processes have been reduced continuously due to reliability issues and will reduce down to 
1.5 V and below in the near future [2] [3], As a consequence, designing analog filters at low 
supply voltage presents a great challenge. 
3.2 Filter Techniques for Very Low Voltage Analog Filters 
Low voltage analog filters can be realized with continuous time or discrete time 
techniques. SC and SI are the two most common discrete time techniques while MOSFET-C, 
gm-C, current mode circuit and active RC circuits are the most common continuous time 
choices [44]. 
We have discussed the key limitations that arise due to the reduction of power supply 
in chapter 2, namely, small voltage headroom, reduced voltage swing and switch operation 
problem. All of the above factors must be considered when designing low voltage analog 
filters with the above techniques. 
In chapter 2, three techniques, low VT process, voltage multiplier and switched 
opamp, have been proposed to solve the switch problem successfully in the literature and 
therefore all of them can be used to design low voltage (as low as IV) SC filters [12]. 
It is very difficult to make a fair comparison among those continuous time filter 
techniques. Generally, it depends on the specific application, the performance requirements 
and the limitations of specific technique. Gm-C technique offers the highest signal bandwidth 
but they are sensitive to parasitic. While the MOSFET-C filters are insensitive to parasitic, it 
has a low signal bandwidth. Current mode filter techniques often exhibit simple structure, 
low voltage implementation capabilities and high frequency potentials but they are sensitive 
to parasitic and noise [45]. Active RC filters usually achieve high linearity and high dynamic 
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range. Nevertheless, the cutoff frequencies of all the continuous time filters are inaccurate 
without tuning, which becomes critical when a continuous time filter with accurate frequency 
response is desired. 
Two common concerns for designing low voltage analog filters are the quick 
reduction of tunability [44] and the difficulty to realize good peak detectors at low voltage. 
Companding filter designs based on MOSFET square law [46] are another technique 
proposed for low voltage filter design in CMOS process. Its disadvantage is that circuit 
linearity is limited by the non-perfect square-law device characteristic at low voltage as 
discussed in chapter 1. 
Companding filter design based on exponential transistor characteristic has been 
applied successfully to design continuous time filters with low supply voltage. However, a 
bipolar or a BiCMOS process is required. To be compatible with CMOS process, MOSFET 
transistors operated in sub-threshold region that behave like a bipolar transistor can be used. 
However, the frequency response is limited and the supply voltage is usually higher than 
1.5V. In addition, most circuit simulators do not model the sub-threshold region accurately. 
3.3 Proposed Technique for Designing Ultra Low Voltage 
Continuous-Time Active RC Filters 
Unlike the discrete time counterparts, fewer research works have been done on the 
design of continuous-time filters with ultra low voltage. This work mainly focuses on the 
design of continuous time active RC filters with power supply voltage down to IV. 
When Gm-C and MOSFET-C techniques are used, the minimum required supply 
voltage is usually greater than Vswing + VT + VQv where Vswing is the signal swing and VQv is 
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the minimum overdrive voltage for a MOSFET [44]. For a 1 V power supply, Vswing will be 
limited to about 100 mV or less, unless a low threshold process or floating gate technique is 
used. 
In this section, a low voltage technique that can be applied to design low voltage 
active RC filters for high linearity applications is presented [47] [48] [49]. In this technique, 
several biasing current sources are added to the inverting and/or non-inverting opamp 
terminals such that the opamp input common-mode voltages could be set close to one of the 
two supply rails for allowing low voltage operations. In order to complete a practical low 
voltage filter design, on-chip automatic frequency and Q tuning techniques suitable for low 
voltage active RC filter using PCAs are also proposed in this thesis and presented in chapter 
4. 
At low supply voltage, a main problem for designing analog continuous-time filters is 
the dynamic range degradation. This is even worse in mixed-mode systems due to the 
interaction between the analog filters and the adjacent digital circuits on the same chip. For 
this reason, a large signal swing is very important in low voltage system to increase the 
immunity of the filter from the disturbances produced by adjacent circuits. Usually, the 
quiescent input and output voltages of the filter must be set at the middle of the supply rails 
to get a maximum dynamic range. The required close to rail-to-rail signal swing at the filter 
outputs can be achieved using active filter with inverting opamp configurations as shown in 
Figure 3.1 (a) but without the current source 1%. For a typical opamp with a PMOS 
differential pair as the input stage, the maximum input common-mode voltage is equal to 
VDD — |VTP| — 2VSDSAT- To have the quiescent input and output voltages set at the middle of 
the supply rails, the input common-mode voltage of the opamp should also be set at the 
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middle of the supply rails. As a result, the minimum required supply voltage is equal to 
2(|VTP| + 2VSD$AT), which will be larger than 1 V for |VTP| > 0.5 V. In order to use a supply 
voltage as low as IV, similar to the switched opamp technique, the quiescent input and 
output voltages of opamps must be set at different voltages independently. 
A proposed solution to implement this is that a current source Ii is added to the 
inverting opamp input [50] [51] such that the input common-mode voltage of the opamp can 
be set at a voltage VX, which is close to ground or VDD as shown in Figure]. 1 (a). If Ii is 
implemented with a NMOS transistor as FigureS. 1 (b), VX must be set at least one VDSsat 
above ground to keep M, operating in saturation region. The minimum supply voltage for 
this Biased inverting opamp structure (BIOS) is almost equal to: 
which is equal to one VDssat required for the biasing current source plus the minimum voltage 
required for the PMOS input differential stage (2VSD$at + |VTP|). 
VMIN = 3 V$Dsat + |VTp| (3.1) 
R. 
AM F 
Rr 
•WV 
R, 
Wv f 
Rr 
WV 
V, 
(a) (b) 
Figure 3.1 Proposed biasing inverting opamp structure for active RC circuit (a) general 
structure with current source (b) current source implemented with a NMOS transistor (c) 
current source implemented with a resistor (d) a simple practical BISO example. 
26 
Ro 
AAA/—T 
Rr 
AA/V 
Rf = 20kT2 
AAA/ 
V, C=10pF 
c Ri = 20k£2 
WV '• v, Wv < • 
R, V, X 
ri> 
V, 
v,= 150mV 
(c) (d) 
Figure 3.1 (Continued) 
If a NMOS input differential stageis used, similar minimum supply voltage can be 
derived. But the current source is connected between Vdd and the negative terminals of the 
opamp. Vx must be set at least one Vsosat below VDD to keep the PMOS current source 
operating in saturation region. At lower supply voltage, the headroom voltages and overdrive 
voltages are reduced. For example, if VTp = -0.8 V and Vmin =1V, the minimum average 
VsDsat is about 70mV. 
If an opamp consumed a total current of I^, the total power dissipation for a 
conventional design without additional current sources It's is equal to 2II(|VTP| + 2Vsi>sat)Ibias 
where n is the number of opamps used in the design. If the same opamps with the current 
sources It's can be operated at the minimum required supply voltage, then the power 
dissipation will become n(|Vrp| + 3VsDsat)(Ibias+Ii)- Notice that an extra current of ni, is 
required in the low voltage design. The difference in power dissipation between the low 
voltage design and the conventional design without Ij's is equal to n(Ii-Ibias)|Vxp|+n(3Ix-
Ibias)VsDsat- If the low voltage design is properly designed (in particular, when each extra 
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current source Ii is part of the biasing current for the opamp output stage as discussed in 
[52]), Ii will be smaller than Ibias and the proposed low voltage technique will have lower 
power dissipation than the conventional design, especially for Vsosat < |Vtp|- However, the 
above argument is only valid when the opamp architecture and the opamp current 
consumption do not change for different supply voltages and the dynamic ranges of both 
circuits are not considered. In practical realization, all of these may not be the same when the 
supply voltages are different. As a result, the proposed low voltage technique may not 
necessary lead to a low power dissipation design. 
From Figure 3.1 (a), the quiescent output voltage of the BIOS can be determined by 
choosing quiescent input voltage, resistor values and biasing current value using the 
following equation: 
v »  * = ( ! ,  - V ^ " V x ) - R f + V x  ( 3 . 2 )  
Req 
Equation (3.2) can also be rewritten as: 
V x  = V _ * - ( I , - ^ " \ . R f  ( 3 . 3 )  
R
= q  
where Req = Ri//—//R„. If Vin_dc=VDD/2 and Vout_dc=VDD/2 are chosen (usually desired in 
practice, the required biasing current 1% can be derived as: 
I, = f 1 + P 
v 2 
D D
- v  
'V 
(3.4) 
Rf R-cq y 
Equation (3.2), (3.3) and (3.4) are the fundamental equations for using the proposed low 
voltage design technique. 
28 
In fact, equation (3.2), (3.3) and (3.4) can also apply to some situations in which the 
current source is added to the non-inverting opamp input as long as the input common-mode 
voltage of the opamp is fixed and not dependent on the input signals. This is illustrated by a 
state-variable filter for jco-axis zero [53] as shown in Figure3.2. 
20k 
20k VW-
CI 
20k C2 A3 20k 20k W\A 
R2 
RI AI R3 
A2 lB3 
20k VW-
R4 20k 
W\A 
R9 
20k 
•vW-
RI0 
20k 
vw-
R7 
A4 
20k VW" 
RS 
lB3 
Figure 3.2 A low voltage state-variable filter for jco-axis zeros. 
In this four-opamp filter, current sources are connected to the inverting inputs of 
opamp A1 and A2 and to both the inverting and the non-inverting inputs of opamp A3 and 
A4. An external reference voltage Vx (150mV) is used explicitly to set the input common-
mode voltages for opamp A1 and A2. As there is no DC feedback path for opamp A1 and 
A2, V0Ut_dc(A3) and Vout dc(Al) can be determined as VDD/2 (0.5V) by the known values of 
RI, R2, D33 and IB4 in Figure3.2 using the following equation: 
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V0UCdc=R-IB + V, (3-5) 
According to equation (3.3), the input common-mode voltage of opamp A3 can be 
implicitly determined as Vx using Vlindc, Voutdc(Al), R3 and R4. Therefore, Vout dc(A2) can 
be set to Vdd/2 using equation (3.2). Similar derivations can be applied to opamp A4. Since 
all the input common-mode voltages and the output quiescent voltages of all opamps in the 
filter are set to Vx and Vdd/2 respectively, the filters is converted into a low voltage design 
with the proposed technique. 
From the above analysis, it is expected that the proposed technique can be used in any 
single or multiple amplifier active RC filters when the input common mode voltages of the 
opamps are fixed. 
Based on the same principle, another approach to bias the opamp input common-
mode voltage is to use a resistor or a MOSFET operating in the triode region as shown in 
Figure 3.1(c). The resistance value of Rg can be determined as: 
R „ = i r - ^ — ( R , / / R „ )  ( 3 . 6 )  
V p D  
- y  
2 
The second approach has an advantage of setting vx to a value lower than one VDSsat (but 
greater than ground). 
In general, both approaches can also be extended to convert a high voltage fully 
differential inverting opamp configuration into a low voltage design by adding biasing 
currents to both opamp inputs. In this case, the values of the biasing currents are required to 
be set according to the input and output common-mode voltages. However, if a current 
mismatch error AIi exits between the two biasing currents, a differential output offset voltage 
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Vos=RfAIi will appear at the output. In addition, for practical implementation, the values of 
the resistors may change due to process variations or temperature change. Therefore, the 
biasing currents are required to track with the changes in resistance. "This will be further 
discussed in chapter 7 [51]. 
For any inverting opamp structures, adding current sources to the inverting inputs of 
opamps as shown Figure 3.1 (a) will induce minimal effects to the A_C response of the BIOS 
blocks since they are connected to the virtual grounds of the opamps- However, at high 
frequency, the bandwidths of the two schemes are different. The feedback factor (3; for the 
biasing scheme that uses current source can be determined as 
•-aêï; 
where r^ is the output resistance of the current source. The feedback factor (3r for the resistor 
scheme can also be expressed similar to (3.7) with r^ changed to RB. As observed from (3.6), 
RB is usually smaller than Req and r^. Thus |3; will be larger than (3r amd therefore, the scheme 
that uses current source will have a higher bandwidth given by P;-ft where ft is the unity gain 
frequency of the opamp. 
Nevertheless, using the proposed biasing schemes, any circuit: that uses inverting 
opamp configuration such as some continuous time active RC filters -can be converted into a 
low voltage design with a minimum supply voltage approximately equal to 3 VDSsa[ + Vt. 
This reduction in supply voltage, however, comes with a price of increasing the overall noise. 
For BIOS, as the added current source is connected to the virtual ground of the 
opamp, it will affect the noise performance of the circuit. If the curremt source is 
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implemented with an NMOS transistor Mi as shown in Figure3.1 (b), the mean squared 
output noise can be derived as 
V 
noise 
f 4KT 4KT ^ 
+ ———+1, 
R
=q Rf " 
CO 
v R«//rdsI 
^-3dB 
(3.8) 
where 0)-3dB is the —3 dB frequency of the circuit that is equal to o>r/[l + Rf/(Req//rdsi)] for an 
opamp with unity gain frequency of ct>r. The effect of the capacitor in Figure 3.1 has been 
neglected in equation (3.8). The term IQ2 is the noise current due to Mi that can be derived as 
T 2 16KT Vdd/2 — Vx 
" ™ 3 Vl(R, || Rgq) <3'9) 
if vx is set equal to Vossati- Although the term due to the equivalent input noise of the opamp 
vna2 is usually the dominant noise source for a typical design, the term due to In2 may become 
significant when vx becomes too small. If current source is implemented using a resistor, r^, 
is changed to Re, and In2 is due to the equivalent noise current of Rg that can also be 
described using (3.9) except that the scaling factor 16/3 is now equal to 4. And the term due 
to vna2 is usually the domain factor. Since Rg < Req < r^, the circuit shown in Figure3.1 (b) 
has lower noise than the circuit shown in Figure3.1(c). Furthermore, due to the term In2, it has 
a slight higher noise than the case when either Rg or Ig is omitted. For example, if vna = 50 
nV/Vïïz , Rgq = Rf =20 k£2, VDD = 1 V, vx = 0.1 V, = 100 k£2 and T = 300 °K, vno with Ig 
will be equal to 128 nV/VHz , and vno without Ig or Rg will be equal to 103 nV/VHz . This 
corresponds to about 1.9 dB losses in SNR. Therefore, to minimize In2, vx cannot be too 
small. As a result, there is a slight tradeoff between the supply voltage and the noise 
performance. 
Based on the above discussions, a continuous-time filter can be designed based on the 
proposed BIOS or BNIOS technique. However, the unity gain bandwidth of the opamp is 
limited due to the fact that only a relatively small VDSsat is available at a low supply voltage. 
As a result, a suitable filter structure must be chosen to achieve high filter pole frequencies 
for a given unity gain bandwidth. In the literature, Ackerberg-Mossberg (AM) biquad is 
found to have better performance compared to other biquad structures such as Tow-Thomas 
biquad [54]. This is due to the fact that the phase lag of the inverting integrator is 
compensated by the phase lead of the noninverting integrator in the AM biquad. Generally, a 
filter pole frequency of 5 to 7 times less than the unity gain frequency of the opamp can be 
achieved. 
Similar to Tow-Thomas biquad, the AM biquad is parasitic-insensitive filter 
architecture because all the capacitors are connected between the opamp virtual grounds and 
the opamp outputs and hence, they are insensitive to the parasitic capacitance to the ground. 
Since only inverting opamp configuration is required in the whole AM biquad, it is quite 
suitable to be implemented at low supply voltage using the above low supply voltage 
technique. The schematic of the low supply voltage AM biquad is shown in Figure3.3. The 
biquad is slightly modified from the original AM biquad in which Cg will be omitted and a 
resistor will be added in parallel with CA in the first integrator to control the Q factor. The 
advantage of this modification is that it allows the tuning of the Q factor by adjusting the 
value of Cg only (instead of adjusting a resistor value) for a given value of CA. Since if 
different Q factors were obtained by changing the resistor value, the value of the current 
source at the opamp input terminal is also needed to change according to equation (3.4) and 
hence, a more complicated tracking circuit design for the current sources will be required. 
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vA/V— 
/W-ii 
Figure 3.3 Low voltage modified Ackerberg-Mossberg biquad filter 
The disadvantage of this modification is that the Q-tuning and frequency-tuning is not 
totally orthogonal and the tuning range for the Q factor will be dependent on the value of the 
pole frequency for given tuning ranges of CA and Cg. The transfer functions for the low 
voltage filters in Figure 3.3 are derived as: 
Vbp(s) _ 
Vi(s) S" + S' 1/R„C 
(3.10) 
8  A +I/RBRDCA 
CA/Cg 
VIp(s) ... 1/RARBCA-
VI(S) s~ + S 1/RBCA -H/RBRDCA2 
(3.11) 
C/Cg 
If assuming RA=RB=RD=R, ideally, the pole frequency 0)O and the Q factor of the 
biquad are given as 1/RCa and CA/CB, respectively, and a tunable biquad can be designed 
with capacitors CA and Cg as programmable capacitor arrays (PCAs). PCAs have both area 
and frequency advantages over other types of passive component arrays [42]. However, for 
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low supply voltage, the switch in series with each capacitor in the PC As may not be able to 
pass voltage at the middle of the supply rails even if transmission gate is used as discussed in 
section 2.2.3. This has been addressed in detail in [3][12][13][14][23]. Fortunately, based on 
the above low voltage technique, the quiescent voltages of the PCA terminals that are 
connected to the negative opamp input terminals are equal to vx. Therefore, by placing 
NMOS switches in series with the capacitors at these terminals, the switches will have 
sufficient overdrive voltage, which is equal to 
Vov = VDD-Vto-Vx (3.12) 
For a 1 V power supply and Vto = 0.6 V, the overdrive voltage is between 0.2 V and 0.3 V. 
NMOSs with minimum channel length are used for the switches in the PC As. These 
switches introduce parasitic resistance and capacitance into the circuit. The parasitic 
resistance combined with the feedback capacitor in the integrator will produce a parasitic 
zero, which may alter the transfer function of the filter. In our design, this parasitic zero has 
been placed more than an order of magnitude higher than C0o by choosing proper transistor 
widths. However, increasing the transistor widths will increase the parasitic capacitance to 
the opamp inputs. As a result, it may degrade the phase margin of the closed-loop opamp 
response and may affect the overall stability. All these effects must be carefully considered 
and simulated during the design phase. Furthermore, the active compensated circuits in the 
AM biquad may have stability problem. To ensure stability problem, HSPICE simulation is 
employed. Simulation results show that the phase margins of the loop consisting of opamp B 
and C, Ca, Rb and Rc are 77° and 96° respectively when all of NMOS switches in PCA Ca 
are OFF and ON, respectively. 
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3.4 Summary 
A low voltage design technique for continuous-time active RC filters is proposed in 
this chapter. The minimum required supply voltage is achieved by adding extra current 
sources or resistors at the opamp inputs to set the opamp input common-mode voltages close 
to one of the supply rails. Detail procedure for applying this technique, noise analysis and 
AC analysis are presented. The effect of input offset voltages to differential circuits caused 
by current source mismatch to the filter, the possible stability problem caused by active 
compensation technique and the effects of low voltage switches in PCA to the AC response 
of the filter have been briefly discussed. This low voltage continuous-time filter technique 
can achieve high linearity with close to rail-to-rail output signal swing. When realized in a 
conventional sub-micron CMOS process, continuous-time filters with frequency range of a 
few MHz to tens of MHz are possible. 
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CHAPTER 4 ON-CHIP AUTOMATIC TUNING 
TECHNIQUES FOR LOW VOLTAGE ACTIVE RC FILTERS 
An on-chip automatic frequency and Q tuning technique suitable for low voltage 
continuous-time active RC filter is presented in this chapter. By changing the values of the 
programmable capacitor arrays (PCAs), the filter can be tuned to the desired frequency 
response and the desired Q factor. The proposed tuning technique does not require any peak 
detectors, which are difficult to implement at low-voltage. Instead, it uses a few analog 
comparators, a digital comparator and a few binary counters to adjust the PCAs. 
4.1 Introduction 
To account for process variations and environment influences, calibration circuits for 
tuning the RC time constants of an active RC filter have been proposed [42] [43] [55]. 
Usually, frequency and Q tuning is desired to account for the non-ideal integrator effects 
when the center or the cut-off frequency of the filter is near the opamp unity gain frequency. 
For Gm-C or MOSFET-C filters, tuning techniques have been proposed but they may not be 
suitable for tuning active RC filters using PCAs. Furthermore, peak detectors are usually 
needed in the Q tuning circuit [39]. However, peak detectors are difficult to implement for 
low supply voltage (IV). In this section, automatic frequency and Q tuning techniques are 
proposed for low voltage active RC filters using PCAs and no peak detectors are required. In 
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chapter 6, the practical design of a IV second order filter with on-chip automatic frequency 
and Q tuning will be discussed. 
When the desired center frequency and/or cut-off frequency CQo is close to the unity 
gain frequency of the opamp, the value of C0o will deviate from 1/RCA due to the effect of 
finite opamp bandwidth. In addition, the product of R and CA can be varied from the nominal 
value due to process variations and temperature changes. To tune the filter to the desired co0 
and Q factor, an on-chip automatic tuning circuit is required. For Gm-C and MOSFET-C 
filters, a conventional tuning circuit based on VCO as shown in Figure 4.1 is widely used 
[39]. 
Vin Main filter -• Vout 
i i 
External 
reference 
clock Lowpass _ filter Phase detecti Q-reference *_ 
circuit 
Peak 
detector 
Reference 
frequency 
VgCosQogt) Detectors 
& LPF 
Voltage-controllec 
oscillator (VCO) Peak detector 
Gain k 
Frequency tuning circuit Q-factor tuning circuit 
Figure 4.1 Conventional frequency and Q tuning circuit based on VCO 
However, this tuning circuit is not suitable to tune active RC filter with PCAs. First, 
the output of the loop filter in the PLL and the output of the Q control loop are analog 
voltages, which cannot be interfaced directly with the PCAs. Second, it is difficult to realize 
the peak detectors used in the Q control loop with reasonable output signal swing at low 
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supply voltage (IV) since any peak detectors using diodes or MOSFETs will have voltage 
drops of at least 0.6 to 0.8 V from the peak input value. This will cost a large part of the 
voltage headroom for a low voltage design. 
4.2 Frequency Tuning Technique 
The proposed automatic tuning circuit for the low voltage active RC biquad is shown 
in Figure 4.2 [47] [56]. The frequency-tuning loop consists of the oscillator, the reference 
filter, the analog comparator 1, the m-counter, the digital comparator and the f-counter. The 
analog comparator 1 is for converting the sine wave signal from the oscillator to a square 
wave signal to drive the m-counter. It can be realized as a simple pseudo NMOS inverter. 
latched 
comparator 
H>— 
atteuator G 
elk 
Q-factor tuning Frequency tuning 
Clock 
Q-counter f-counter 
m-counter 
Main vp 
clock 
> generator 
VI VQ 
CO oscillator 
digital 
comparator 
Figure 4.2 Proposed automatic tuning circuits for the low-voltage active RC biquad 
The oscillator is realized as the biquad shown in Figure 3.3 with the damping 
capacitor Cg is removed. Since the Q factor is infinite ideally, the in-phase output vr (vbp in 
Figure 3.3) and the quadrature-phase output VQ (VIP in Figure 3.3) of the oscillator will 
oscillate at co0- Therefore, by tuning the oscillation frequency fosc of the oscillator, coG can be 
tuned, f^ is first measured by the m-counter, which is controlled by an reference clock 
signal fcuc- The value of the m-counter is latched at the end of each clock period TcUc and then 
compared with the digital input word Bf using the digital comparator. When the value of the 
m-counter is less (greater) than Bf, this indicates that f^c is lower (higher) than the desired 
value. Then the f-counter that controls all the PCA CA's will decrement (increment) by 1. 
When the value of the m-counter is equal to Bf, fosc reaches the desired value and the f-
counter will remain unchanged. Ideally, fosc will be equal to BffcUc. Hence, the desired co0is: 
However, due to the error from measuring fosc and the finite PCA resolutions, Q)0 may 
deviate from the ideal value. The percentage of error from measuring fosc can be shown to be 
Therefore, the reference clock signal should have a relatively long period together 
with a long m-counter to minimize this error. If the PCA CA is realized as a fixed capacitor of 
CAmin in parallel with a n-bit binary weighed PCA and with CAu as the unit capacitor in the 
PCA, then the percentage of error on (0o due to finite PCA resolution can be shown to be 
coo — 2tzB J fclk (4.1) 
(4.2) 
w-w. _ CAu 
at max {co0} (4.3) CO, C Amin 
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and to-co. 
to. C/vrain + ^  CAu 
atmin{to0} (4.4) 
As a result, a high resolution PCA with a small ratio between CAu and CAmin is 
required to improve the accuracy without scarifying the tuning range. 
Similar to the conventional frequency-tuning scheme that uses a PLL, the frequency-
tuning accuracy of the proposed tuning technique is strongly dependent on having a good 
match between the oscillating frequency fosc and the center frequency of the filter coQ. 
Another factor that may cause systematic errors in frequency tuning is the 
relationship between oscillating frequency and oscillating magnitude. In order to have a good 
matching between f^c and fQ, the oscillating amplitude range must be within the opamp's 
output range. 
Some simulation results will be presented in chapter 7 for the above two problems. 
4.3 Q Factor Tuning Technique 
After cti0 has been tuned to the desired value, the Q factor of the main filter is tuned 
by first passing the in-phase output of the oscillator Vj to an attenuator with a gain of G and 
then on to the input of the reference filter. Ideally, when v, is at co0, the bandpass output of 
the reference filter vbp is equal to -GQvi where Q is the filter Q factor If Q is equal to 1/G, 
then the magnitude of vbp will be equal to the magnitude of vt. Therefore, Q tuning can be 
achieved by comparing the magnitudes of vr and vbp, and then adjusting PCA CB's until the 
magnitudes of vt and vbp are equal. Unfortunately, peak detectors for storing the magnitudes 
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of y, and vbp are difficult to design at low supply voltage. To avoid the use of peak detectors, 
we propose to use a latched comparator to compare v% and vbp at their peak values. Since the 
oscillator provides in-phase and quadrature-phase outputs, the quadrature-phase output vQ 
can be used as the latch signal for the latched comparator after vq goes through an analog 
comparator (implemented by an pseudo NMOS inverter) as shown in Figure 4.2. The output 
of the latched comparator is then fed to the Q-counter, which controls the values of the PCA 
CB'S. When V&P is higher than V[, the value of the Q-counter will increment by one and vice 
versa. The updating rate of the Q-counter is determined by an external clock signal fc. A slow 
update rate is preferred to allow vbp settle to the steady state after each Q adjustment such 
that an accurate comparison can be made between v% and vbp. When vbp and v, is equal, the 
desired Q factor is: 
As a result, the output of the latched comparator will fluctuate between high and low, 
and the values of the Cg's will change back and forth from one value to another. This may 
cause some undesired noise at the main filter output. If the value of the Q-counter is latched 
after some period of time, this effect can be greatly eliminated. Alternatively, a simple digital 
detector that detects a sequence of alternating l's and O's can also be used for checking this 
state and stop the Q-counter. 
According to the filter structure, the tuning range of the Q factor depends on (0o and 
the range of Cg since Q can be written as 
Therefore, for a fixed range of CB, the maximum achievable Q factor decreases when (0o 
(4.5) 
Q = 1/(C0ORCB) (4.6) 
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increases. On the contrary, the minimum achievable Q factor increases when (0Q decreases. If 
the PCA CB'S can be written as CBMM + 2LCBu where CBmin and CBu are two different constant 
capacitance, then CBu/CBmm should be small and the value of L should be large enough to 
achieve a high Q tuning accuracy and a wide Q factor tuning range. In addition, unlike other 
Q tuning schemes that use peak detectors, the accuracy of the proposed scheme is affected by 
any undesired phase shift of the attenuator. In addition, when the input frequency of the 
reference filter 2%fosc is slightly deviated from the bandpass filter center frequency to0, the 
filter output phase will deviate from the idea phase output and it will produce a similar effect 
caused by the phase shift of the attenuator. The effect caused by the phase shift of the 
attenuator is illustrated in Figure 4.3. 
vj In-phase output of the oscillator 
vbp Bandpass output of the reference filter 
vQ Quadrate-phase output of the oscillator 
V, 
->#k-
vQ after comparator 
Latching 
Figure 4.3 Proposed Q-factor tuning technique for low-voltage active RC biquad 
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When the attenuator has a phase shift of 9 radians relative to vi, the phase shift of the 
reference filter output vbp is also equal to 0 approximately. If the latched comparator latches 
according to vQ but have a delay of <j> radians relative to the peak value of v, due to some 
delays, the Q tuning loop will force the instantaneous values of vt and vbp at <(> radians after 
the peak value of V; to be the same. As a result, the actual magnitudes of vbp and vt will not 
be equal and the actual Q factor after tuning Qacmai becomes 
= COM - e ) G  (4l7) 
From the above equation, it is interesting to observe that even if the comparator has a delay, 
Qacmai will be equal to the desired value (1/G) when the attenuator has no phase shift (i.e. 0 = 
0). For less than 2 % error on the Q factor, 0 and 0 must be less than 10°. These requirements 
can usually be achieved using an on-chip attenuator and a reasonable performance latched 
comparator if the frequency of vi, which is at 0)o, is less than tens of MHz. 
4.4 Summary 
In this chapter, a digital tuning technique with PCAs for tuning the frequency and the 
Q-factor of low voltage active RC filters is proposed. A low-voltage latched comparator is 
used for detecting and comparing the peak values of the reference filter output and the 
oscillator output. As a result, no accurate peak detector is required. The above techniques can 
be used in the design of low voltage (down to IV) continuous-time filters in a standard 
CMOS process without using any other extra process step or on-chip voltage multiplier. 
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CHAPTER 5 DIRECT BACKGROUND DIGITAL 
TUNING TECHNIQUE FOR CONTINUOUS-TIME 
SIGMA DELTA MODULATOR 
5.1 Introduction 
In the past few years, oversampling discrete time [57] [58] and/or continuous time 
(CT) [59] [60] [61] band pass A/D converters based on sigma-delta (SA) modulation have 
been widely used to robustly digitize the narrow band intermediate frequency (IF) signals 
that arise in radios and cellular systems. Digitization of the IF signal directly brings several 
advantages in a receiver, including greater reliability, potentially lower power consumption, 
and improved performance as technology scales. Furthermore, by converting analog signal 
to digital signal at the IF location, the problems of low frequency (1/f) noise and dc offset are 
avoided. 
CT SA modulator has an advantage of achieving potentially higher sampling ratio due 
to the absence of input sampling and settling requirements. In addition, it contains an implicit 
anti-alias filtering in comparison to the discrete-time modulator, which is a significant 
advantage for bandpass A/D conversion. However, CT SA modulator is vulnerable to clock 
jitter. Furthermore, excess loop delay between the quantizer clock edge and the time when a 
change in output bit is seen at the feedback point in the modulator can cause stability 
problems. 
When designing a continuous-time sigma-delta modulator with the popular I4fs 
method, the expected resonating frequency of the continuous time bandpass filter used in the 
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modulator is at f/4. where fs is the sampling frequency for the comparator, is or the 
equivalent discrete-time notch center frequency for the quantization noise is right at f/4. 
Figure 5.1 shows a block diagram of a continuous-time sigma-delta bandpass (CT BP SA) 
modulator with a single bit quantizer. 
Yin »D(n) 
DAC 
Figure 5.1 Continuous-time bandpass SA modulator 
The CT BP filter H(jco) is assumed to have an ideal center frequency of (0o. As the 
resonators used in continuous-time sigma-delta modulators are always designed with some 
on-chip or off-chip components such as gm-C, L-C and RC, the transfer function of the 
resonator will vary a lot due to the changes of gm, L, R and C along with process and 
temperature variations. If the actual notch center frequency for the quantization noise tooa is 
away from C0o by some Aco due to process and temperature variations, the SNR at the 
modulator output D(n) will be degraded for a fixed input signal bandwidth BW. This effect is 
illustrated in Figure 5.2. The x-axis expresses the percentage difference of the actual notch 
frequency relative to the desired frequency. 
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Figure 5.2 SNR versus the percentage difference of the actual notch frequency 
relative to the desired frequency. 
In these simulations, a single tone at f/4 with amplitude of 0.6 is used as the input 
and a series of 32768-point FFTs is performed. The BW is assumed to be f/2OO centered at 
œ0, which is equal to f/4 where fs is the sampling frequency. When Aû) is equal to zero, the 
modulator has a maximum SNR determined by the order of the BP filter. When C0oa is not 
equal to co0, the SNR starts to degrade, especially for high order modulators where a slightly 
shift in center frequency results in a significant degradation in SNR. For a 2nd XA modulator, 
a 2% error for the notch frequency leads to around lOdB loss. Thus, tuning is generally 
required for CTBP DA modulators and especially for high-speed operation. A more detail 
analysis on the degradation of SNR will be presented in section 5.2.3. 
One of the major challenges of tuning the center frequency of CTBP ZA modulator is 
that it is not easy to check the spectrum characteristic of the output bit stream in real time. 
Although some methods have been proposed, generally, complicated hardware is needed to 
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calculate FFT. Another challenge is that tuning circuits will add complexity to the sigma-
delta system and possibly will produce some unwanted noise especially for high-speed ZA 
modulators. 
Several tuning methods are proposed for the filters in continuous-time ZA modulators 
in the literature. One of them is the master-slave approach [59]. This technique is very 
similar to the conventional frequency-tuning scheme for continuous time filters and thus it 
strongly depends on the frequency matching between the master filter and the slave filter. 
The best accuracy with this technique is often within 2%. A much better tuning accuracy can 
be achieved if a direct tuning scheme can be used [62]. However, extra DAC and/or ADC 
may be required to tune the CT filter, and the normal operation of the modulator may need to 
interrupt during the tuning phase. 
In this chapter, a new direct tuning scheme is proposed for CT BP ZA modulator. It 
does not require any extra analog components. It only requires information from the 
modulator digital output that is extracted in the background by directly processing the digital 
output without the need to interrupt the normal operation of the modulator. It estimates the 
noise power density at two frequency locations and then update some filter parameters 
according to the relation of the two estimated noise power densities. All operations for the 
proposed technique are done in digital domain. 
5.2 Proposed Digital Tuning Technique 
This tuning technique can be understood by first considering the output spectra of the 
modulator for different gû^'s as shown in Figure 5.3. nA and ng are the modulator output 
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power spectral densities at points A and B, which have frequencies at cûa and ti)g, 
respectively. The points A and B are assumed to be symmetrical about the desired center 
frequency tOo and outside the input signal bandwidth BW. 
Assume that (a) the quantizer output noise is white and signal independent; (b) the 
magnitude of the noise transfer function of the modulator is symmetric around the center 
frequency (OM (i.e. |NTF(j(ttioa + tox))| = |NTF(j(a)oa - (0x))|) where C0x < œoa for different ow 
(c) there are no signal energy at (Da and tog. Assumption (b) is usually valid for choosing 
2JZCO0 = ~ f s  with a small [63] and for high order modulators with a high Q BP filter as 
well as a large oversampling ratio. Therefore, for tOoa = co0, the noise spectral densities at 
points A and B, given as nA and ng will be equal as illustrated in Figure 5.3(a). For œoa < (Do, 
nA will be less than ng as shown in Figure 5.3(b). Similarly, nA will be greater than ng for (Doa 
> (0o as shown in Figure 3(c). Therefore, the location of (Doa can be estimated by knowing the 
difference between nA and ng. 
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Figure 5.3 Conceptual output spectrum (a)(ooa = co0(b) œoa < co0(c) coœ > co0 
49 
Signal 
Noise 
spectrum 
BW 
o 
(b) 
Signal 
Noise j 
spectrar i | 
BW 
(c) 
Figure 5.3 (Continued) 
If we further assume that cooa is a monotonie function of a tuning code or a tuning 
voltage/current given as tc(i) where i is the iteration step, then we can tune the notch 
frequency using the following updating formula 
tc(i+l) = tc(i) - jx(nA-nB) (5.1) 
where p. is a constant, which affects the time constant for convergence and the stability of 
tuning. 
50 
A simple way to implement equation (5.1) is to use a binary up/down counter as 
discussed in chapter 4. In this case, the updating equation will become 
There are several advantages for the proposed tuning technique. First, there is no 
stimulus required to inject to the modulator input and hence, no extra DAC is required. 
Second, nA and ng can be directly measured from the modulator digital output using digital 
signal processing (DSP) techniques and therefore, no extra ADC is required. In addition, nA 
and nB can be measured on the background. In the section 5.3, simple techniques for 
estimating nA and ng are discussed. 
5.2.1 System convergence condition and convergence time constant 
Assume that (a) oooa(i) = K-tc(i); (b) the noise spectral density of the quantizer is equal 
to 82; (c) NTF(jto, (0o) = NTF(jco) is the ideal noise transfer function after tuning and NTF(jû), 
COi) is the untuned transfer function at tuning step i as shown in Figure 5.4; (d) the estimation 
of the spectral densities at (oA and cob has no error; (e) the initial C0oa = co0' is close to (ûq. 
tc(i+l) = tc(i) - n(nA-nB)/|nA-nB| (5.2) 
52| NTFG'COA, wj|: 
52| NTF(jti)A, co:)[-
slop==6--3SBEfdl 
! COI CD0 
(tic 
Figure 5.4 Derivation of convergence constant 
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It can be seen from Figure 5.4, at point C, 52|NTF(jd)c, gûq)|2=52| NTF(jcûA, C0i)|2 and 
Cûc-(ûA=C0o-<Bi. Assume to, is close to cûq, for the first order approximation, 
S2\NTFUcoc,co0) \2~S2 | NTF(jcoA,co0) \2 +(©c -coA)S2 3lNTF^' t0°)l 
= 52 | NTF(jû)A,œ0) \2 +(coQ -œjô23lNTF^'û>°jL (53) 
m=toA 
The noise power density difference between point A and point C, d, can be written as 
d = 52|NTFG(Oa, cd0)|2 - S2| NTFO'cûa, toi)|2 
= 52|NTFG(oa, to0)|2 - 52| NTFO'toc, Wb)|2 
= ô2|NTFGcûa, œ0)|2-ô2| NTF0'o)a, co0)|2 - (coQ ~(o,)5 2d|NTF0<u,<oo)f dco 
01=01,, 
= -(coQ -co,)8 2d|NTFGÛ>,Û)0)|
2 
da 
(5.4) 
a,=aA 
By dropping m0, equation (5.4) can be written as 
d = -(co0-(oi)5 2d|NTFG<u)|
2 
dco 
(5.5) 
Due to the assumption (b) in the previous section, it is easy to see the noise power 
density difference between point A and point B is 
,:d|NTFG<y)|2 
nA-nB = 2d = -2 (coo — co j  )S ' 
dm 
(5.6) 
Using the assumption (a) in this section, equation (5.1) can be written as 
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tûi+i = COi - fiK(nA-nB) 
= coj + 2[iK(£0o -<y,)<5 2d|NTF0"û))|
2 
dco 
= COj + MA(COO - COi) (5.7) 
where A. = 2K5' d|NTFGcy)f 
dco 
Rearrange equation (5.7), 
COi+L = (l+|OÀ)COi + HÀCOQ (5.8) 
Assume the initial value of the notch frequency is at co0\ the notch frequency at 
tuning step i can be obtained as 
C0i+[ = (l+nX)'co0' + [1-(1+|A)1] COo (5.9) 
According to equation (5.9), for convergence of the proposed tuning system, two 
conditions must be met: (I+^lX)1 close to zero and COi close to co0 when i goes to infinite. This 
requires |l+fiÀ|<l or the condition for convergence can be approximated as 
1 + 2 /uKS 2 
3|NTF(jû>)|: 
dû) 
< 1  (5.10) 
where the derivative of |NTF(jco)|2 at co = coA is assumed to be equal to the negative value of 
the derivative of [NTF(jco)|2 at co = cog. For high order modulator, a small fx should be used 
since the derivatives of |NTF(jco)|2 at co = coA or COB can be quite large. The time constant for 
convergence can be then derived as [64] 
T = update 
4 lix 
(5.11) 
where Tupdate is the required time for each tuning step. 
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5.2.2 Variance of the tuned notch frequency 
In practice, due to the error in estimating noise power density, after the system 
converges, there are still some very small fluctuations for the tuned notch frequency. Assume 
that e, is the combined error on the estimations of nA and ng. equation (5.8) can be rewritten 
as 
(DI+I = (L+NX)CI)I + NXCOO - NKEI (5.12) 
A general equation for CO; can be approximated as: 
i-i i-i 
C0i+1 =(l+nX)ltoo+n>-CDo]£(1 + ^ -) 1 +nK2e,(l-M)y 
y=o y=o 
i-i 
= cû0 + hKJ ey (1 + //A) ' (5.13) 
j=0 
Thus, the co-variance of the tuned notch frequency can be expressed as 
E[((0i-C0o)2] = M-K-E[( ^ ey (1 + liX)J )2] 
J=0 
= nJKE[eo~( 1+nX)°+e 12( 1 +^X)1 +e22( 1+fxX)2+...] 
= ^K-E[e2] §(l + /^)Y (5.14) j=0 
When i is equal to infinite, 
E[(toi-C0o)2]=gK-E[e2]- 1 
1 + nx 
= ^K-E[e2](l-nX) (5.15) 
With equation (5.15), we can approximately predict what value of |A should be used if 
the specification for the allowable variations on Cûoa is known and E[e2] can be estimated. 
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5.2.3 In-band noise power for a deviated notch frequency 
In this section, the degradation on SNR for tOoa slightly deviated from the ideal 0t>o is 
analyzed. Based on this analysis, one can predict the allowable range of cOoa and hence the 
acceptable value for p.. 
-z-
2 
Assume that an ideal discrete time signal transfer function —can be achieved for 
1  + z  '  
a 2nd order sigma-delta modulator and there is a pair of zeros for the noise transfer function, 
the equivalent noise transfer function can be written as 
NTF(Z) = (Z-Zi)(Z-Z2)/Z2 (5.16) 
where Z = e i2r* / f' and fs is the sampling frequency. 
The zeros Zi and Z? will be on the unit circle ideally and they have a form given as 
Z = ejZjtfa'fs, where fa is the actual location of the zero or the untuned notch frequency. When 
Zi and Z2 are at the ideal location, ZUdeal = ej2lf0,f' and Z2ideal = . 
Now substitute Z = ej2^'f' into (5.16) and assumed f is close to fa. Then, 
NTF( e j2^'L ) = ( e l lrf' f- -eJ2*a/L ) (5.17) 
For an N-th order modulator with all the zeros located at the same locations 
(ej2l*"L and e~r^a'f' ) 
NTF(e j2* / f' ) = (e i2^' f--e j2*a' f' )N72AV2/W- ) (5.18) 
where N is the order of the modulator and it is an even number. 
Assume that Af = f - fa, 
NTF(e / Z < / / '  ) = ^Ulj^QjZNnf I f ,  ^  
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N 
= e
j2*2 f" , f' (gw/. _1)n/2 ^ ej2n*f/f, j (5.19) 
Assume Af«fs, NTF(ey2<//') = (j2jr^fnf(eJW'f- ) fs 
NTF(ey2^//')| = 1271 f [N/2 
fs 
(5.20) 
Assume BW2=BW/2, the total noise power within BW is 
fo¥BWz f<yrBWz f — f 
Pe = J Se2|NTF(ey235f//')|2df= J Se2|27t-—^-|Ni 
f s 
df 
fo-BWz fo-BW-. 
(5.21) 
where Se is the noise spectral density of the quantizer. 
977- f<»BWz f 
Pe«Se2(—)N[ f( f - f , V d f +  J(/-/„)"4H 
J s fa fo-BW z  
— Se (——) 2tt n 1 
fs ^ + 1 
[ ( / - A )  yv+t fo*-BWz 
fa 
+ (/ ~/0) /V+I /«  f»~BWz 
= Se2( —)N 1 r/f , DIT/ f 
Define the difference between the ideal notch frequency and th-e untuned frequency 
f o ~  f a  
Pe = Se2 (^)N-i_ [ (BW2  + A/0)"+1 + (BW2  - AfQ)N+l  ] (5.22) 
For N=2, 
Pe = Se2 (yM(W;3 + 3BW22Af0+3BW2Af2  +A/C3 + 
J s ^ 
BW2  -3BW22AfQ+3BW2Af2  -A/03 ) 
= Se2 (-)2J(2M:: +6BW zAf0z) 
fs ^ 
where 6BW2Af02  is the excessive noise due to notch not at the ideal location. 
Similarly, for N=4, 
Pe = Se2 ( — f - ( 2 B W z 5  +  1 0 B W 2 A f 2  +  l 0 B W 2 A f o A  )  
fs 5 
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where 20BW2 Af2 + lOBW2Af* is the excessive noise. The term l0BW2Afo* can be 
neglected when BW2 » Afa. 
For N=6, 
Pe = Se2(y^)6^( 2 BW2 + 42BW2 Af 2 ) 
where 42BW2 Af2 is the excessive noise. By neglecting the high order power terms 
of A/0, a general form of Pe for any N is given by 
Pe(N) = Se2 (—)N—L- [2(J5W,)"+I + N ( N  + l)5W;v"'A/02 ] (5.23) fs N + 1 
for BW2 » Afa. Otherwise, equation (5.22) should be used. 
Substitute Se2 = (^-)-^~ where A is the difference btween two adjacent quantization 
levels [39] and BW2=BW/2 into (5.23), 
Pe(N) = [ 2(^)"+l + N(N +1)^)^-1 Af2 ] (5.24) 
1_ js  js  n— — 
Assume the input signal is a sinusoidal wave, its maximum peak value without 
clipping is 2M(A/2), where M is the number of bits for the quantizer. For this maximum 
magnitude, the signal power Ps [39] is 
Ps = 
r  2 m  ( a / 2 ) ^ 2  
4ï 
2  n 2 m  a" 2 
8 
(5.25) 
The maximum SNR for an N-th order bandpass ZA modulator when the notch 
frequency is not at the desired frequency, 
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SNRmax = 101Og( — ) 
Pe 
A222* 
=101og— 
Js J s W +1 2 — 
- lOlog(|2™)-101og{ + JVC/V +1)(^)A/„2] ) (5.26) 
From the above analysis, it can be observed that when A/0 # 0, the maximum SNR 
can be degraded significantly, especially for higher order modulator. 
5.3 Noise Spectral Density Estimation 
There are many different DSP techniques that can be applied to measure nA and ng. 
The first one is based on Discrete Fourier Transform (DFT). The estimated nA and ng can be 
written as 
ny = 
N-l 
-j2nnKy/N jD(n)e-
n=0 
(5.27) 
where ye [A or B], KA = 27tû)AN/fs and Kg = 27t(0BN/fs. N is the number of samples of D(n) 
in the DFT calculation. Based on (5.27), the extra digital hardware required for the proposed 
technique is illustrated in Figure 5.5. The Q and I signals for œA and coB can be generated 
using two digital biquads with infinite Q that oscillate at these frequencies. Nevertheless, the 
variations on nA and ng can be significant even for large N. The simplest solution is to 
estimate nA and ng by averaging a number of results calculated according to (5.27). 
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Figure 5.5 Tuning algorithm based on DFT 
The second method is to have two high Q digital biquads with center frequencies set 
at (OA and COB connected to the modulator output and then calculate the filter output powers. 
This method is illustrated in Figure 5.6. The hardware requirements for both cases are almost 
compatible. 
X2 
D(n)—« 
H^(z) X2 
1/N nA 
Wr i+ > 
1/N 
[>*© 
tr 7-1 
j- t_l 
% 
D 
k(i) 
Figure 5.6 Tuning algorithm based on narrow band digital filters 
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In Figure 5.6, the narrow-band filter was used to extract the noise power. The center 
frequency of the band pass filter was designed at frequency coA and CÛB- A biquad with very 
good noise and pole sensitivity properties [65] or other narrow-band band pass filter can be 
applied in this method. Let D(n) be the input digital data for the band pass filter from the 
sigma-delta modulator and y(n) be its output data. Since the noises at point A and point B 
have zero mean, the estimated noise power density is given by [66] 
(S-#) 
n, « (5.29) 
where N is the number of bits that are used in the estimation. 
5.4 System Parameters Selection 
5.4.1 Point A and point B 
Since the positions of point A and point B directly determine the magnitude of noise 
power densities at these two points, they have to be outside B W in order to avoid picking any 
input signal power in the estimations of nA and ng. To achieve high tuning accuracy, a 
comparatively large frequency difference between a>A and (OB should be chosen. Otherwise, 
two small noise density values must be compared when cooa is close to coo. This will lead to a 
large comparison error in addition to the estimating errors. However, point A and point B can 
not be too far way from each other. Otherwise, some other problems will result. First, nA will 
almost equal to ng even if (0oa is not equal to coo as shown in Figure 5.7. 
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Point A Point B 
* 
0) Frequency 
Figure 5.7 nA = nB even if (ûm # (0o 
The second problem is that in practice the previous assumption of symmetric about 
cooa is not valid due to Q)oa too far away from coo or due to parasitic poles in the BP filter of 
the loop. 
Another special case for nA = ng is that the initial CDoa is too far away from coa and 
point A and B are located in the far end of the same side of the noise transfer function as 
shown in Figure 5.8. MATLAB simulation results will be presented in section 5.6 to 
demonstrate these situations. 
Point A 
Point B 
oa 
co, o Frequency 
Figure 5.8 Point A and B located in the far end of the same side of the noise transfer function 
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For the scheme based on digital filter, due to the finite bandwidth of the filter, some 
noise power from the nearby region will surely be counted into the final estimated result. In 
addition, the input signal will contribute some energy to the estimated noise power even if it 
has been attenuated by the narrow-band filters. However, as two symmetrical point are 
chosen, the input signal have almost equal contributions to the two estimated noise powers 
and they will cancel with each other. 
5.4.2 Coefficient p. 
According to equation (5.1), p. is a very important parameter for the proposed 
technique because it directly decides the feedback amount to the updating circuit. From 
equation (5.10) and (5.15), it can be observed that p. also affects the system's converging 
condition, converging speed and tuning accuracy. For fixed Q factor and bandwidth for the 
two digital bandpass filters, if the value of p. is too small, it will take a long time for the 
system to settle. If the value of p. is too large, the system will keep running back and forth 
around the desired center frequency or it will not settle at all. Thus, a proper range for p, must 
be carefully found out through the analysis presented in section 5.2 and through MATLAB 
simulation. Some typical MATLAB simulation results for different values of p. will be 
presented in section 5.6. 
5.4.3 Q factor and center frequency gain of the digital filters 
For the technique based on narrow band digital filters, the Q factors of the digital 
filters determine the contribution of nearby noise in the estimation of the noise power 
densities. Higher Q means less extra noise power and higher tuning accuracy can be 
achieved. The center frequency gains of the digital filters will scale the estimated noise 
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power. If it is too small, two small values of nA and nB will be compared. A large gain is 
helpful for tuning accuracy but too large gain will include more extra noise power into the 
estimation. 
5.5 CTBP1A Modulators with the Proposed Tuning Technique 
The entire system including the BP sigma-delta A/D converters and the proposed 
background digital tuning technique based on DFT is shown in Figure 5.9. Shown in the 
bottom part of Figure 5.9 is the proposed tuning system. 
CTBPZA 
Yin 
ADC output 
Complex number 
Complex number D(n) 
Digital Tuning Loop based on DFT 
Figure 5.9 Continues-time bandpass sigma-delta ADC system structure with the 
proposed digital tuning technique based on DFT 
63 
The entire system including the BP sigma-delta A/D converters and the proposed 
background digital tuning technique based on digital filters is shown in Figure 5.10. Shown 
in the bottom part of Figure 5.10 is the proposed tuning system. 
Yin 
C(i) 
ADC output 
\l NA 
z1 N, 
X2 
HE X2 
B 
Proposed Digital Tuning Loop 
Figure 5.10 Continues-time sigma-delta ADC system structure with the proposed digital 
tuning technique based on narrow band digital filter 
The low pass filter in Figure 5.10 can be an integrator or a low cutoff frequency filter. 
It can be implemented in many different ways. One simple implementation example was 
shown in Figure 5.6 where N is a very large value. The larger the value of N, the more 
accurate the estimation can be made. However, more hardware and computations are needed. 
The multiplier and the lowpass filter in Figure 5.10 are used to accumulate the squared-sum. 
Thus, no full FFT calculations are needed in this scheme. This scheme requires less computer 
resources than that of calculating a full FFT and it is preferred if minimal computational 
capability is available on-chip. 
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5.6 MATLAB Simulation Results 
To demonstrate the feasibility of the proposed tuning technique, a series of MATLAB 
simulations have been done. In order to write a simple code to verify the whole tuning 
system, an 8th order discrete-time sigma-delta modulator was used in the final MATLAB 
code, even though this technique is proposed to tune continuous-time bandpass sigma-delta 
modulator. However, it does demonstrate the proposed tuning method. The normalized center 
frequency of the discrete time BP filter in the modulator was controlled by a tuning 
parameter, which is updated using the proposed technique. The updating equations in (5.1) 
and (5.2) were both employed in the MATLAB code. More details are presented in the 
appendix. 
To understand how the system shown in Figure 5.10 works, it is instructive to know 
the typical spectrums at various points of the tuning system as shown in Figure 5.11. Figure 
5.11 (a) shows an output spectrum in which the notch frequency was shifted to a higher 
frequency. In Figure 5.11 (b) the transfer functions of the two narrow-band filters were 
imposed on the shifted output spectrum. Figure 5.11 (c) and (d) show the output spectrums 
for the left narrow-band digital filter and the right narrow-band digital filter respectively. 
Figure 5.11 (e) shows the calculated noise power or the two estimated noise power density. 
The solid line represents the values of nA while the dotted line represents the values of nB. In 
this case, normally nA is larger than ng although big value changes exists in nA. This tells that 
the notch frequency was shifted to a higher frequency. 
•tooj-
SNR«16.4dB (OSR*32) 
Figure 5.11 Typical spectrum at different points of the tuning system 
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Figure 5.11 (Continued) 
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5.6.1 Simulation for the simple updating scheme 
In this section, simulation results with the simple updating scheme that uses equation 
(5.2) are presented. For all the simulations in this section, p. is equal to 2e-3 and the center 
frequency difference of the two filters is 1/3. Shown in Figure 5.12 and 5.13 are the tuning 
processes, in which Q is equal to 100 with the initial notch center frequency shifted to 0.22 
and 0.28 respectively. As Q is comparatively low, the system is settled finally but fluctuating 
between 0.246 and 0.248, and the final SNR is around 42dB. Shown in Figure 5.14 and 5.15 
are the tuning processes, in which Q is equal to 200 with the initial notch center frequency 
shifted to 0.22 and 0.28 respectively. After Q is increased from 100 to 200, the system is 
settled finally and the center frequency fluctuates between 0.25 and 0.248, and the final SNR 
is about 63.8dB. Similar simulation results can be achieved when Q is equal to 2000 
(corresponding waveforms not shown). 
Compared with the complicated updating scheme, the simple updating scheme has a 
linear convergence process initially and an equal amount of modification is updated to the 
tuning parameters in every tuning cycle. For the simple updating scheme, careful attention 
must particularly be paid to the selection of p. in (5.2). With a smaller p., a long settling time 
is expected but with a higher accuracy. On the contrary, shorter settling time and larger 
tuning errors or not settling are expected for large p.. Different from the complicated updating 
scheme, the parameter being tuned will obviously fluctuate between two values after the 
system is converged. So, some methods are needed to stop the tuning process after a 
specified accuracy goal is already achieved or the tuning process is designed to be turned off 
after some time automatically. 
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Figure 5.12 Illustration of the tuning technique that is based on the simple updating scheme 
when the normalized center frequency is initially shifted to 0.22 (with |x=2e-3 and Q=100) 
(a) initial output spectram;(b) tuning process; (c) output spectrum after tuning settled. 
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Figure 5.13 Illustration of the tuning technique that is based on the simple updating scheme 
when the normalized center frequency is initially shifted to 0.28 (with n=2e-3 and Q=100) 
(a) initial output spectrum; (b) tuning process; (c) output spectrum after tuning settled. 
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Figure 5.14 Illustration of the tuning technique that is based on the simple updating scheme 
when the normalized center frequency is initially shifted to 0.22 (with jx=2e-3 and Q=200) 
(a) initial output spectrum; (b) tuning process; (c) output spectrum after tuning settled. 
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Figure 5.15 Illustration of the tuning technique that is based on the simple updating scheme 
when the normalized center frequency is initially shifted to 0.28 (with pi=2e-3 and Q=200) 
(a) initial output spectrum; (b) tuning process; (c) output spectrum after tuning settled. 
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5.6.2 Simulation for the complex updating scheme 
Figure 5.16 demonstrates the tuning process for the complex updating scheme that 
uses equation (5.1) when the normalized center frequency was initially shifted to 0.22. In this 
case, the updating coefficient n was set to le-7. Figure 5.16 (a) shows the original output 
spectrum with SNR = l.ldB. Figure 5.16 (b) shows the entire converging process after the 
tuning loop has iterated for 30 times. The normalized center frequency converges to a final 
value, which is a little bit less than 0.25, after the loop repeated only 15 times. Figure 5.16 (c) 
shows the output spectrum of the bit stream after the tuning loop has iterated 30 times. The 
final SNR is 58.7dB. 
Figure 5.17 demonstrates the tuning process when the normalized center frequency 
was initially shifted to 0.28. In this case, the updating coefficient p. was also set to le-7. 
Figure 5.17 (a) shows the original output spectrum with SNR = 0.9dB. Figure 5.17 (b) shows 
the entire settling process after the tuning loop has iterated for 30 times. Similar to Figure 
5.16 (b), the normalized center frequency converges to a final value, which is a little bit less 
than 0.25, after the loop repeated about 10 times. Figure 5.17 (c) shows the output spectrum 
of the bit stream after the tuning loop has iterated for 30 times. The final SNR is 60.4dB. 
From Figure 5.16 and 5.17, it can be seen large SNR improvements can be achieved 
in both cases. However, the finally converged normalized notch frequency was not ideally 
equal to 0.25 in both cases. This is mainly caused by the non-idealities of using the narrow­
band filters and the simple noise estimation method. The variance of the tuned center 
frequency has been given in (5.14). More discussions and MATLAB simulation results will 
be presented in the following sections. 
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(b) Settling process with the initial normalized notch frequency at 0.22 
Figure 5.16 Illustration of the tuning technique that is based on the complex 
updating scheme when the normalized center frequency is initially 
shifted to 0.22 (with n=le-7 and Q=1000) 
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Figure 5.16 (Continued) 
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(a) Output spectrum with the normalized notch frequency at 0.28 
Figure 5.17 Illustration of the tuning technique that is based on the complex 
updating scheme when the normalized center frequency is initially 
shifted to 0.28 ( with n=le-7 and Q=1000) 
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Figure 5.17 (Continued) 
76 
The coefficient pi and the Q factor of the narrow-band filters are the two most 
important parameters of the proposed tuning method when the noise densities are estimated 
using narrow-band filters. Also the frequency difference between the desired notch frequency 
and the deviated notch frequency should not be too large or too small such that this tuning 
method can be applied. Figure 5.18 illustrates the system settling behavior for different 
updating coefficients. In these three cases, the system finally converges. It can be observed 
that the larger the value of pi is, the faster the converging process becomes and the smaller 
the value of pi is, the slower the converging process results is achieved. Figure 5.19 shows the 
system settling behavior with very large pi values. If pi is too large, the system will not 
converge or converge to a wrong value —2.5. The ideal tuning code is 0.25. Figure 5.20 
shows the system settling process for different Q values but with the same pi equal to le-7. It 
can be seen that the larger the value of Q is, the faster the converging process becomes and 
the smaller the value of Q is, the slower of the converging process results. This is easy to 
understand because the percentage of leaked noise power from outside the band of the 
narrow-band digital filters is smaller for a larger Q value. 
One limitation for the proposed method is that when the initial notch frequency was 
too far away from the ideal location as shown in Figure 5.8, it could not tell if the modulator 
is converged to the right point. Thus it is not possible to tune back to the final desired notch 
frequency if it has converged to a local minimum as shown in Figure 5.19. So this method 
can only apply when the initial notch frequency is not too far away from the ideal one. Figure 
5.21 shows the system settling process for different frequency difference between o»a and cùb-
When the difference is 1/12 or 1/24, the system converged. When the difference is equal to 
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1/48, the system converged to a wrong location. This is due to the fact that the noise energies 
at toa and cûb are too small when compared to the noise outside the band of the narrow-band 
digital filters. When the difference is equal to 1/6, the system did not converge at all. At this 
time, point A and point B is beyond the notch region as illustrated in Figure 5.8. 
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Figure 5.18 Settling curves versa different updating coefficient \x with Q=1000 
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Figure 5.20 Settling curves versa different Q of narrow-band filters with pi=le-7 
Settling vs The Center Frequency difference 
of the two narrow band filters 
0.29 
0.28 -* 
0.27 -
Tu 0.26 
T0 2 5 1  
Co 0.24 -
de 0.23 -
0.22 -
0.21 
0.20 
•• • 
• delta_w=1/6 
• delta_w=1/12 
delta_w=1/24 
• delta w=1/48 
0 20 40 60 80 
Tuning Loop Repeat number 
Figure 5.21 Settling curves versa the frequency difference between the shifted center 
frequency and the desired center frequency with Q=1000 and pi=le-7 
5.7 Summary 
In this chapter, a direct background digital tuning technique is presented to tune the 
center frequency of CT BP 2A modulator. It estimates the noise power densities of two 
points by doing DFT computations or by using two narrow band BP digital filters. The tunin 
code of the BP filter in the modulation is updated on the background according to the 
comparison between the two noise spectral densities at the modulator digital output without 
interrupting the normal modulator operation. This technique only requires extra DSP 
hardware and does not need any other extra ADCs or DACs. With slight modification on the 
updating circuits, this system is applicable to tune GmC, RC or LC type continuous-time 
sigma-delta modulators and even more, it is applicable to some discrete-time sigma-delta 
modulators to fine tune the final location of the notch frequency. In principle, the proposed 
tuning technique can also be applied to BP £A modulators with mixers in the loop and some 
bandpass filter system. To use this technique efficiently, proper pi and proper Q values and 
center frequencies for the two narrow-band BP digital filters must be chosen. 
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CHAPTER 6 A IV 1MHZ CONTINUOUS-TIME 
ACTIVE RC LOW PASS AND BAND PASS FILTER 
To demonstrate the proposed filter design in chapter 3 and the filter tuning techniques 
in chapter 4, a 1 V 1 MHz second-order band pass and low pass filter fabricated in a 
conventional 1.2 |im CMOS process is presented in this chapter. For a 5 kHz sine wave input 
signal, the filter achieves a THD of -60.2 dB for a peak-to-peak output voltage of 600 mV. 
The frequency tuning range is between 585 kHz and 1.325 MHz. The measured power 
consumption for the filter alone is about 0.52mW and for the entire system consumes about 
1.6mW for a supply voltage of ±0.5 V. 
6.1 General Design Consideration 
The entire filter system shown in Figure 4.2 except the attenuator was implemented in 
the filter prototype. Simple resistor voltage divider was used as the off-chip attenuator. Due 
to the limited die area, an 8-bit counter was used as the m-counter. Both the f-counter and the 
Q-counter were 7-bit. Since the opamp has a unit gain of about 10MHz, the nominal center 
frequency of the main filter was designed to be at about 1 MHz. The cap array CA's and Cb's 
were implemented as double poly capacitors and their values can be expressed as 3 pF + 
0.05n pF and 0.1 pF + O.ln pF, respectively, where n is an integer between 0 and (2' - 1). 
For simplicity, all of the resistors were set to have the same value. The poly resistors must be 
chosen carefully. If the resistors are too large, they will occupy more area but consume less 
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power. If the resistors are too small, large biasing currents must be set and this will increase 
the sizes of the NMOS current sources for biasing the common mode input voltages of the 
opamps. Simulation results show that the oscillator is prone to stop oscillation when the sizes 
of the NMOS transistors become too small. Considering the above constraints, all the 
resistors used in the filter were designed to be about 20 k£2 in this design. To get reasonable 
output impedance and keep proper sizes for the NMOS current sources, Vx is chosen to be 
150mV. Therefore, IBt and IB3 are set to 35p. and IBa is set to 17.5p.. The biasing transistors 
are large enough to have a small minimum saturation voltage. To simplify the entire design, a 
single off-chip resistor was used to generate the necessary biasing currents for testing. 
To avoid the interference of digital circuit noise to the analog circuits, the analog 
signal path and the digital signal path are completely separated. Good layout matching 
techniques such as inter-digitized, common-centroid and utilizing unit cell are used to lay out 
the analog circuits. The main filter is separated from the oscillator by the reference filter. 
6.2 Circuit Blocks Implementation 
In this section, we describe the transistor level design of the building blocks used in 
the filter are presented. The filter was implemented in a conventional 1.2um CMOS process. 
6.2.1 Low Voltage Opamp Design 
One of the most common building blocks in analog circuit design is the opamp. Many 
analog systems require wide common mode input ranges. To achieve low supply voltages 
with rail-to-rail signal swings, opamp input stages with rail-to-rail input common-mode 
ranges have been developed [7] [8] [9] in standard CMOS process with a supply voltage in 
the range of 1.2 V to 3 V. Supply voltage can go as low as 1 V if the input differential stage 
of the opamp is realized using bulk driven MOSFETs [10] or depletion devices available in 
some specialized BiCMOS process [11]. 
As the power supply voltage is reduced to less than 1.5V, the number of MOS 
transistors that can stack is reduced and the gate to source overdriven voltage must be 
minimized by increasing device sizes. If high gain or high output impedance (e.g., current 
sources and gain stages) is designed for low supply voltage, very large devices are often 
employed due to the long channel length and relatively small VDSsat. This would degrade the 
frequency response. Since it is impossible to achieve high voltage gain with cascode 
structures for low supply voltage, cascading simple stages is the only way to obtain a gain 
comparable to a conventional cascode stage. However, these multiple stage designs often 
present some stability problems when used in a close loop system. Several judicious 
frequency compensation techniques have been developed to solve this problem [67] [68]. 
Replica amplifier concept [69] is another way that can be used to realize high gain amplifiers. 
The opamp in this design was designed based on a simple two-stage architecture [44] 
as shown in Figure 6.1. A two-transistor output stage can get maximal output swing even at 
low supply voltage. Since the input and output quiescent voltages are set to different 
voltages, it is easy to optimize the input and output stages. The minimum supply voltage 
required for proper operation of the opamp is 
Vmin = max {3V0v, VT + ZVnssat} (6.1) 
The maximum input common-mode range is limited to Vdd - 2VsDsat - |VTp|. The 
biasing current at the output stage was designed to be capable of driving the required 
resistive load with an output swing close to rail-to-rail (from VDSsat to VDD-VSDsat)-
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Figure 6.1 IV opamp design 
Large transistors were used in the differential input stage such that a maximum input 
common-mode voltage of about 150 mV could be achieved for a single 1 V supply and a low 
input-referred noise can be obtained. Simple lead compensation is employed in this opamp. 
Increasing the size of transistor M9 can move the second pole further away from the unit gain 
opamp frequency and hence, increasing the phase margin. When designing the opamp layout, 
the smaller source/drain areas of M1/M2 and M5/M6 are connected to nodes A and B. By 
using the 1.2um AMI CMOS process model parameters, the simulated opamp performances 
are summarized in Table 6.1. A higher DC gain and higher unit-gain bandwidth can be 
achieved when a more advanced process technology is used. A self-cascode structure [26] 
can further increase the opamp DC gain to about 70-80dB. 
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Table 6.1 Opamp Simulated Performances 
Technology 
Power Supply 
DC gain 
Phase margin 
Unit gain bandwidth (20pF and 10k£2) 
THD (Unit gain configuration, Vpp=200mV) 
PSRR (lOHz-lOOkHz) 
> 60dB 
>58° 
> 9MHz 
<0.1% 
>50dB 
1.2*1 CMOS 
1 V 
6.2.2 Low Voltage Latched Comparator 
A differential pair is often used as the input stage for a conventional comparator. 
However, it will have a limited input common-mode range for low supply voltage. To design 
the latched comparator used in the Q tuning loop, a current-mode comparator was designed 
as shown in Figure 6.2. It consists of an input folding mirror structure which is similar to the 
design described in [20] [70]. The input mirror structure is then followed by a latch stage. 
The minimum supply voltage required for proper operation of the folding mirror structure is 
|VTp| + 2VDssat- Wide input signal swing is achieved by connecting the comparator inputs (Vi 
and —Vbp) to two resistors, which convert the difference in voltages into current as i% that 
flows to the low impedance node A. The current i, is used as a reference for comparing with 
ii. V[ and VbP correspond to the in-phase output of the oscillator and the bandpass output of 
the reference filter shown in Figure 4.2. Since v, and vbp are actually 180° out of phase at co0 
and have the same quiescent voltage, i, and i, will be equal if v, and vbp have the same 
amplitude. Otherwise, ii and ii will be different and a logic signal is produced at the output 
after the signal, latch, (generated from vQ) turns high. 
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Figure 6.2 Proposed IV current-mode comparator design 
Simulation shows that the minimum difference in input voltage to produce a valid 
logic output is 0.15mV. It can operate up to a clock frequency of 2.5MHz. The minimum 
supply voltage is approximately given by 
Vmin = max{VT + 2VDSsat, 3 VSDsa[} (6.2) 
Although the offset of the comparator will result in errors in the Q factor, this error is 
usually less than the errors discussed in chapter 4 and is minimized by careful layout. 
6.2.3 Low Voltage Process Tracked Biasing Circuit 
Since the values of the resistors may change due to process variations or temperature 
change, the biasing current source I, in a BIOS is required to track with the changes in 
resistance. This can be achieved using the circuit shown in Figure 6.3[51]. 
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Figure 6.3 Biasing circuit for generating 1% 
Assume that a reference voltage Vref is available. Then a suitable vx can be generated 
using a voltage divider. Due to the feedback loop that consists of the amplifier A and Mi, the 
drain current of Mi as well as Ii can be written as 
and hence, I, will track with changes in resistance. The amplifier A can be realized using a 
simple differential stage similar to the first stage of the opamp shown in Figure 6.1. 
Furthermore, the drain voltages of Mi and M, will be the same and equal to vx even if they 
are in triode region. Therefore, the value of Ii can be set robustly to the desired value and the 
minimum required supply voltage can be reduced to about VT + 3VDSsat. 
r  v *f- v « 
—ET" 
(6.3) 
R 
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6.3 Simulation Results 
Some important simulation results about the BIOS structure, the oscillator and the 
filter are presented in this section. 
6.3.1 BIOS structure 
With Ri=Rf=20k£2, W[/Li=218.4u/1.8u and C=10pF, the simulated performances for 
the BIOS circuit shown in Figure 3.1(d) are shown in Table 6.2. 
Table 6.2 BIOS simulated Performance 
Technology 1.2p. CMOS 
Power Supply 1 V 
-3dB frequency 700kHz 
Input swing 800mV 
Output swing >800mV 
THD (100kHz, Vpp=800mV) < 0.14% 
The simulated total power dissipation for the main filter is approximately equal to 
850 H-W. With ideal current sources, the simulated THD for 1-kHz sinusoid input was found 
to be less than -90 dB for a peak-to-peak output swing of 700 mV. The THDs at 100 kHz 
and 1 MHz were found to be about -81 dB and -50 dB, respectively, for a peak-to-peak 
output swing of 375 mV. 
6.3.2 The matching between f** and oio 
Similar to the conventional frequency-tuning scheme that uses a PLL, the 
proposed digital frequency-tuning accuracy is strongly dependent on a good match between 
the oscillating frequency fosc and the center frequency of the filter co0. Figure 6.4 shows the 
Spice simulation results of fosc and fQ (co0 =27tf0) for different control codes for PCA CA. 
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Figure 6.4 Simulation results of oscillating frequency and bandpass 
center frequency vs PCA code 
It can be seen that fosc is always smaller than fQ by an error of 2% to 5% due to 
different loading effects for the opamps in the oscillator and the filter. This will produce an 
error to the filter center frequency after tuning. To reduce this error, an offset can be added to 
the final tuning code. However, this offset must be properly chosen after considering 
different process variations. 
6.3.3 Oscillating magnitude of the oscillator 
To have a good matching between fosc and fQ, the oscillating voltage range must be 
within the opamp output range. In the prototype filter design, a diode-connected transistor 
connected between the bandpass out and the positive input of opamp A is used to limit the 
oscillating amplitude. Figure 6.5 shows the simulated oscillating magnitude vs. different 
—*—Oscillating Frequency 
Bandpadd Center 
Frequency 
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oscillating frequencies. For the whole tuning range, the peak-to-peak oscillating magnitude 
falls in the range between 340mV and 700mV, which is well within the opamp's output 
voltage range. The oscillating magnitude is about 500mV at around 1MHz and this matches 
well with the measurement result as shown later in Figure 6.7. 
Oscillating Magnitude vs Oscillating Frequency 
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Figure 6.5 Simulation results of oscillating magnitude change with oscillating frequency 
6.4 Measurement Results 
The die photo of the entire filter system is shown in Figure 6.6. The entire filter 
system was tested with a ±0.5 V supplies. The filter alone consumed less than 0.52 mW and 
the entire system including all the biasing current, digital circuits and I/O pads dissipated less 
than 1.6mW (without counting the atteuator). 
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Figure 6.6 Filter Die photo 
The opamp had an output swing between -0.4 V and +0.4 V for a supply voltage of 
±0.5 V. The center frequency of the bandpass output can be tuned from 585 kHz to 1.325 
MHz by setting Bf, which determines the oscillator's oscillating frequency fosc- Figure 6.7 
shows the two outputs of the oscillator at 1 MHz. 
A2 
Freq(AID = l .07SM-tZ 
Figure 6.7 Measured oscillator outputs at fosc = 1 MHz 
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Figure 6.8 shows the lowpass output responses with different co0's and Q factors. In 
this series of test, CQ is kept constant. Thus, smaller Q factors are achieved for lower center 
frequency. Figure 6.9 shows the measured and simulated bandpass output response with 
different Q factors. The dashed lines in Figure 6.9 are simulated ideal filter results. The 
desired center frequency was set at 1 MHz. The accuracy of the center frequencies after 
tuning was found to be within ±2 % of the desired values for 5 dies. The testing results also 
show that larger errors will appear for other lower and higher center frequencies. The errors 
in center frequencies were mainly due to different off-chip loading on the oscillator and the 
filters as discussed in chapter 4 and section 6.2.2 and 6.2.3. The tuned Q factor was found to 
be always higher than the desired values by a factor of about 10 % to 15 %. This was mainly 
due to the undesired phase shift (= 10° — 20°) of the off-chip resistor attenuator. If the resistor 
attenuator was realized on-chip, it is expected the Q factor can be tuned to within 2 % 
accuracy as suggested from the HSPICE simulation results. 
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Figure 6.8 Measured lowpass output responses 
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Figure 6.9 Ideal and measured bandpass output response 
Figure 6.10 shows the measured THD performance for different peak-to-peak 
magnitudes at the low-pass output of the main filter for two different input frequencies (5 
kHz and 100 kHz). Less than —56 dB of THD can be achieved for a peak-to-peak output 
voltage up to 635 mV. 
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Figure 6.10 Measured THD vs. Deak-to-oeak output voltase 
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Figure 6.11 shows the magnitudes of the inter-modulation products. In this 
measurement, the center frequency of the filter was set to 1 MHz with a Q factor of 2. Two 
input signals at 990 kHz and 1010 kHz with equal peak-to-peak value of 160 mV were fed to 
the filter input. The intermoduation products were found to be about 48 dB lower than the 
two input signals. The linearity of the filter at high frequency is mainly limited by the slew 
rate limit and the finite gain bandwidth product of the low voltage opamps. Figure 6.12 
shows the extrapolated third order intercept point. The input intercept point (IIP3) was found 
to be 13.5 dBm. The signal-to-noise ratio measured at the lowpass output was found to be 
66.7 dB. A summary of the experimental results is given in Table 6.3. 
Table 6.3 Summary of experimental results 
Parameters Measured Results 
Technology 1.2 nm CMOS 
(Vm = 0.6 V, Vtp = -0.8 V) 
-60.2 dB @ Vp.p = 600 mV THD (fm = 5kHz) 
EM3 @ Vinl = Vin2 = 0.16 Vp-p < -48 dB 
nP3 13.5 dBm 
0.585 MHz - 1.325 MH 
1 - 7.5 @ co0 = 1 MHz 
120  nV /VtfT 
66.7 dB 
31 dB @ 5 kHz 
29 dB @ 100 kHz 
38 dB @ 5 kHz 
35 dB @ 100 kHz 
0.52 mW 
1.6 mW 
±0.5 V 
1.9 x 1.9 mm2 
Frequency tuning range 
Q tuning range 
Output noise @ 1 kHz 
SNR for a 1 MHz bandwidth 
PSRR (VDD) 
PSRR (Vss) 
Filter power dissipation 
Total power dissipation 
Supply voltage 
Active area 
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Figure 6.11 Measured two-tone intermodulation distortion for the filter 
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Figure 6.12 Extrapolated third-order intercept point 
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6.5 Summary 
An integrated IV 1MHz second-order filter with on-chip digital tuning has been 
implemented with the proposed low voltage design techniques. The center frequency of the 
proposed filter can be tuned from 5&5KHz to 1.325MHz and the Q factor is tunable between 
1 and 6 at too = 1.25MHz. The center frequency of the second order bandpass filter can be 
tuned within +3%. The accuracy of Cuned Q is in the range of 15%. The filter achieves THD 
< -56dB with an output swing of 650mVpp. The third order inter-modulation distortion is 
lower than -40dB for a two tone sigmal with a peak-to-peak value of 300mV. The filter alone 
dissipates 0.52 mW, and the entire system including tuning circuits consumes 1.6 mW. This 
design demonstrate that low voltage low power continuous-time filter can be implemented in 
low cost standard CMOS process without using specialized process or on-chip voltage 
multiplier. 
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CHAPTER 7 A 1.2V FULLY DIFFERENTIAL 
SECOND-ORDER CONTINUOUS-TIME BAND PASS 
SIGMA-DELTA MODULATOR 
A 1.2 V continuous-time bandpass sigma-delta modulator implemented in a conventional 
1.5 jum CMOS process is presented in this chapter. It consists of a fully differential integrated-RC 
resonator, a retumed-to-zero digital-to-analog pulse shape feedback loop and a one half-delayed-
retum-to-zero (HRZ) digital-to-analog pulse shape feedback loop. The modulator is tuned, using the 
direct background digital tuning technique presented in chapter 5. For a sampling rate of 4 MHz, the 
maximum SNDR after tuning was measured to be 44.6 dB and the power dissipation was 2.1mW. 
7.1 Introduction 
The rapid development of wireless digital radio systems leads to a great effort to design high 
resolution and high-speed A/D converters. Lowpass and bandpass delta-sigma modulators are the 
preferred architecture for high-resolution A/D converters. Sigma-delta modulators can be 
implemented by designing the loop integrator or resonator either in discrete-time domain using 
switched-capacitor technique or in continuous -time domain using RC, transconductor- C, or LC 
filter techniques. 
Recently, the popularity of continuous-time delta-sigma modulators is increasing due to 
some important advantages over the well-known discrete-time sigma-delta modulators for either 
high speed or low power applications. These advantages include higher sampling rate, lower thermal 
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noise, inherent anti-aliasing filter and reduced input sampling errors. However, there are also some 
problems associated in the design of continuous-time 2A modulators. The first major problem is the 
excess loop delay, which is the delay between the sampling clock edge and the DAC output pulse 
as seen at the feedback point. It is significant because it changes the equivalence between the CT 
and DT transfer functions of the loop filter H(s) and H(z), respectively. If the excess loop delay is 
not properly optimized, it will increase in-band white noise, reduce maximum stable input amplitude 
and degrade DR. The second major problem in the implementation of continuous-time sigma-delta 
modulators is sensitivity to clock jitters. Timing errors due to clock jitter in the feedback loop 
increases the noise level in the signal band [59][60][61]. Another problem for some CT ZA 
modulators is the tradeoff between stability and input dynamic range. Usually, large gain for the first 
integrator can cause instability problem. The other potential problem comes from the non-ideality 
and variations of circuit components such as integrators, resistors and capacitors such that the 
center frequency or the cutoff frequency of the CT filter in the modulator can vaiy significantly due 
to temperature and process variations. Therefore, tuning is required. 
Generally, there are three kinds of feedback DACs that can be used in the design of CTZA 
modulators: the non-return-to-zero (NRZ) DAC, the retun>to-zero (RZ) DAC and the half-delay 
retum-to-zero (HRZ) DAC. The NRZ DAC is driven directly by the quantizer output and hence, 
the NRZ DAC output is remained constant during a complete clock period. CIXA modulators with 
NRZ feedback DAC suffer from harmonic distortion due to the asymmetric waveform of the DAC 
output signal. CTXA modulators with retum-to-zero (RZ) DACs can eliminate the correlation 
between the input signal and the amount of current feedback This correlation is the main source of 
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harmonie distortion in NRZ DACs with asymmetric waveforms. If the DAC output is returned, to 
zero at the beginning or at the end of each cycle, the pulse shape at the DAC output will be less 
signal dependent and, thus less harmonic distortion. The half delay retum-to-zero (HRZ) DAC is 
similar to the RZ DAC except that the output of the HRZ DAC is delayed by one-half clock cycle. 
In practice, a multi-feedback scheme is often employed to design continuous time sigma-delta 
modulators such that the overall transfer function can become equivalent to its discrete time 
counterpart. 
7.2 General Design Consideration 
A fully differential second-order CT ZA modulator is chosen to demonstrate the feasibility of 
the tuning algorithm discussed in chapter 5. The block diagram of the multi-feedback second-order 
CT ZA [59] with retum-to-zero (RZ) DAC and half-delayed-retum-to-zero (HRZ) DAC is shown 
in Figure 7.1. 
LV CTBP filter 
K compamtor 
I-bit digital output 
RZ Current DAC 
HRZ Current DAC 
Figure 7.1 Diagram of a second-order multi-feedback (RZ and HRZ) CT ZA modulator 
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One important type of continuous-time band pass ZAM is obtained by performing the 
substitution of z1 to z~2 to the low-pass ZA modulator that has a quantization noise notch right at dc. 
This produces a bandpass (BP) ZA modulator with a noise notch right at fs/4. This method is 
adopted in this design. 
HLp(z)=-^4r • HBP(z)=-—37- (7.1) 1 — z 1 —z " 
Where HLP(Z) and Hgp(z) are the tow pass filter and the bandpass filter inside the ZA modulator, 
respectively. It is known that equivalence exists between CT ZA modulators and DT ZA 
modulators when the following condition holds [71]. 
ZT'{H(z)} =L-'{hoAc(s)H(s)}|m,T, (7.2) 
or H(z) = Z{L-l[hDAC (s)-H(s)]|t=nT} (7.3) 
where Z"1 and L"1 represent the inverse Z-transfbrmation and the inverse Laplace transformation 
respectively. hoAC is the impulse response of the DAC. This condition can be used to find the 
equivalent DT loop filter H(z) for a given CT loop filter transfer function H(s)[(6), 59]. Assume the 
transfer function of the CTBP filter is H(s) = sC0° . The equivalent Z-transforms for the RZ 
5- +co0~ 
DAC and the HRZ DAC are given as follow: 
HRZ(Z) = /2 (7.4) 
1 + z -
HHRZ(Z)  =  1 + , - 2  (7.5) 
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Considering the digital delay (z"1) in Figure 7.1, The combination of the RZ DAC and the 
HRZ DAC pulse feedback loops result in: 
H2bp(z) = k= iîz-2 + ^ 1 + z-2 
1 +  z~ 2  
(7.6) 
where H2bp(z) represents the ideal discrete time bandpass filter in the modulator for 
kn and BChtz— 1+—(7.7) 
V2 V2 
Therefore, if the feedback coefficients for the DACs can be tuned to the above values, an ideal 
second-order DT transfer function is obtained. The above calculation does not account for the 
effects of the excess loop delay. In fact, the excess loop delay will change the above transfer 
function away from the desired one [61]. In addition, if only one feedback path is used and only one 
feedback coefficient is tuned, it is hard to make the actual realized discrete-time z-domain loop 
transfer function match the ideal transfer function even though the modulator's noise shaping 
performance can be optimized to some degree. Thus, two feedback paths including a return-to-zero 
DAC and half-delay return-to-zero DAC were employed in the prototype design as described by 
equations (7.4)-(7.7) and shown in Figure 7.1. The tuning of the feedback coefficients and the 
digital background tuning technique proposed in chapter 5 can be used together to achieve the best 
performance for a CTBP ZA modulator. 
The second-order differential CT ZA modulator with RZ DAC and HRZ DAC was 
designed based on a top-level schematic shown in Figure 7.2. 
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Figure 7.2 Schematic of the second-order (with RZ and HRZ DAC) CT ZA modulator 
It mainly consists of a fully differential active RC resonator, a comparator, a pair of half-
delayed- return- to- zero DACs and a pair of retum-to-zero DACs. Ideally, the Q factor of the 
resonator should be infinite to obtain an infinite deep noise notch. Due to some non-ideal factors 
such as non-idealities in the integrators, in practice, some Q enhancement circuits are often required 
to boost the Q factor of the resonator [59] [60]. The feedback coefficients for the DACs are tuned 
by changing the reference currents of the RZ DACs and the HRZ DACs. 
The first differential opamp of the resonator is the most important block that must be 
carefully designed because the non-linearities and non-idealities of the resonator will appear directly 
at the input The minimum detectable input voltage Umm for the modulator is determined by the input 
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referred noise of the first opamp while the maximum detectable input voltage is determined by 
the linearity of the system. Theoretical analysis can be done to derive the input referred noise. In this 
design, the total in-band (from 990kHz to 1010kHz) equivalent input noise voltage is obtained by 
simulating the resonator shown in Figure 7.5. It was found to be 26.79uV. Thus, 
Umin=26.79uV (7.8) 
By definition of SNR, the maximum detectable input signal is 
SNR 
U n B X =U m i n xl0^ (7.9)  
If the desired SNR is 50dB, Umax is around lOmV while if the desired SNR is 70dB, Umax is 
around 85mV. HSPICE simulations show that the minimum detectable input voltage is between 1 
and 2mV. In the above calculation, the noise in the coil, which was used to produce the differential 
inputs in experimental measurement, was not taken into account. Notice that the above SNR is 
limited by the circuit It should be higher than the SNR the modulator can achieve such that the SNR 
due to the circuit will not limit the performance of the modulator. 
To keep the modulator stable, the feedback current from the DACs must be chosen at least 
as large as the maximum input current So the maximum feedback current can be calculated as 
I f > U m a x _  ( 7 . 1 0 )  
R in 
Since the bandwidth of interests is chosen as 20KHz, the over sampling ratio of the 
prototype is 
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7.3 Circuit Building Block Implementation 
Since the 1.2V continuous time sigma-delta modulator prototype was designed for 
operating in low voltage supply, low voltage components such as resonator, comparator and current 
feedback DACs must be properly designed. In the following section, the design of low voltage 
differential opamp was first discussed and then the design of low voltage resonator and comparator 
were discussed. 
7.3.1 Low Voltage Fully Differential Opamp 
A two-stage CMOS fully differential opamp that can operate at 1 V supply [44] is shown in 
Figure 7.3. 
VDD 
I— bias 
-WHt-
Figure 73 IV differential opamp 
104 
In order to improve the output impedance of the first stage or the overall gain of the 
amplifier, self-cascode structure described in chapter 2 was employed in this design. Additional 
current sources are added to the two inputs of the opamp to set the input and output common mode 
DC voltages independently as discussed in chapter 2. Figure 7.4 shows the common mode 
feedback circuit. The current i[ is determined by the common mode output voltage and is compared 
with current i2, which is set by the desired common mode voltage (Vdv/2) and the resistor R. Any 
current difference between il and i2 is changed into a control voltage Vcm, which was used to 
adjust the VGs of M3 in the fully differential amplifier to stabilize the output common mode voltage 
of the opamp. 
VDD 
bias H bias bias 
Vcm 
VDD H VDD VDD 
2R 
—WV—i 
out- WV--
2R 
out + 
Figure 7.4 IV CMFB circuit 
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7.3.2 Low Voltage Active RC Resonator Design 
Figure 7.5 shows the differential resonator. It is quite similar to the filter that is 
described in chapter 6 except that it is a fully differential design. In order to apply the low 
voltage technique proposed in chapter 2 to this design, an input common mode voltage 
controlling circuit was designed as shown in Figure 7.6, which will be used to adjust the two 
additional current sources. Two resistors connected to the two inputs of opamp were used to 
detect the input common voltage. 
wv 
CA 
CQ 
outp 
CA 
v, 
outp CA 
M, 
ctrB 
M. 
CA 
CQ 
Figure 7.5 IV differential continuous-time active RC resonator 
Ideally, an infinite Q should be achieved by removing the cap array CQ in the biquad 
filter as shown in Figure 7.5. However, simulation shows that the achievable Q is only 
around 50-100. In this design, programming cap array CQ is still used for tuning the Q factor. 
HSPICE simulations show that large Q can be achieved for the resonator when CQ value is 
adjusted carefully. 
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vw 
o-
Figure 7.6 Biasing circuit to generate the additional current for the differential opamp 
7.3.3 Low Voltage Latched Comparator Design 
A IV latched comparator with wide input common-mode range is proposed and is shown 
again in Figure 7.7. Since the input signals are connected to the resistors, a wide input signal swing 
can be achieved. In the modulator design, the two differential outputs from the resonator are 
connected to different side of the comparator for comparison while the two inputs being compared 
are connected in the same side and a reference input is added to the other side in chapter 6. 
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Figure 7.7 Low voltage current-mode latched comparator 
7.3.4 Low Voltage Current DACs 
Since retum-to-zero type DACs can effectively prevent signal dependent errors that result 
from asymmetric rise and fall times, they are chosen for this design. The feedback DACs shown in 
Figure 7.8 that can operate at IV, are used in the modulator. The outputs from the comparator are 
not connected directly to the current sources. Instead, they are connected to a pair of switches, 
which are used to bypass the currents from the reference current sources. This will avoid the noise 
caused by switching the current sources directly. As the input common mode voltage is close to 
ground (Vx is 100-150mV), the feedback currents must be designed to flow into the summing 
nodes. Switching the two nodes in which feedback current flows into can be used to change the sign 
of the feedback coefficient. 
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Figure 7.8 Feedback DACs (a) HRZ DAC (b) RZ DAC 
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7.4 Simulation Results 
To achieve high Dynamic Range (DR), the excess loop delay should be less than 20% of the 
sampling period Ts [60][61], In this design, simulations show that the excess loop delay is about 
80-90ns, which is about 10% of the sampling period. Over 45dB of maximum SNR can be 
achieved for peak-to-peak output values of around lOOmV. Simulation results also show that the 
magnitude of the input signal can not be too large otherwise it will overload the modulator. To 
achieve better performance, the magnitude of feedback current should be equal to or larger than the 
input current A simulated output spectrum is shown in the Figure 7.9. 
Transient Response 02/02/99 20:40:15 
: : dft(wave1h1() 5e—06 0.000517 2048) 
(1MHz, —9.968dB) -10. 
—40 
—80 
Z CT_HRZ_T8: C = 5.5pF 
' i ' • • • ' ' ' i • • i i i i ' • » i i • ' i i • ,x10< 
2.0 
Figure 7.9 Typical FFT spectrum of the output bit stream with HSPICE 
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7.5 Measurement Results 
The die photo of the sigma-delta modulator is shown in Figure 7.10. The modulator chip 
was tested with a ±0.6 V powers supply. An off-chip transformer was used to produce the two 
differential input signals. The digital tuning algorithm proposed in chapter 5 was applied to the 
modulator and was realized off-chip by first capturing the modulator output using a Tektronics logic 
analyzer and then calculate the tuning code using MATLAB. Afterwards, the tuning code is sent 
back to the modulator. 
Figure 7.10 1.2V sigma-delta modulator die photo 
I l l  
Figure 7.11 shows the measured output spectrum using the HP 4145 spectrum analyzer 
when the notch frequency of the modulator was set to 1MHz. The input signal was at 1MHz, 
170mV peak-to-peak voltage. The resolution bandwidth (Res BW) is set to 150Hz. All output data 
streams were also captured using a Logic Analyzer. 16384-point FFTs using Harming window were 
performed on each of those bit streams. Figure 7.12 shows a MATLAB calculated output noise 
shaping spectrum for a —2dbm input amplitude at 1MHz. The sampling frequency is 4MHz. Figure 
7.13 shows the measured SNR versus input signal amplitude for a single tone at 1MHz. The 
extrapolated DR is around 40dB(6.5bit). The maximum SNR is 44dB(7bit). 
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Figure 7.11 A typical noise-shaping spectrum measured using spectrum analyzer 
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Figure 7.12 MATLAB calculated output noise shaping spectrum 
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Figure 7.13 SNR versus input signal level 
Figure 7.14 shows the output spectrum of the modulator before tuning when an input signal 
of about 1 MHz was applied. It can be observed that the notch frequency is at about 900 kHz. The 
desired location should be at 1 MHz. In this case, the measured SNR was 32.3 dB for a BW of 20 
kHz with a peak-to-peak input signal magnitude of360mV. To tune the modulator, the power 
spectral densities at 800 kHz and 1200 kHz were estimated using the method based on DPT. Each 
spectral density was calculated using 4096 output samples. Four numbers of calculated spectral 
densities were then averaged to produce the actual spectral density used for updating the tuning 
code. To simplify the testing operations, the simple updating equation (5.5) is used. 
«—OSR=100 
Linear (T rend) 
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Modulator output noise shaping spectrum 
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Figure 7.14 Output spectrum before tuning (SNR = 32.3 dB for a Vp-p of360 mV) 
After five iterations, the tuning code converged to the final value. In reality, the tuning code 
would fluctuate around the desired value for more iterations due to errors in estimating n& and ng. 
The value ofn* —ng was measured to be about -0.014390 before tuning. The output spectrum after 
tuning is shown in Figure 7.15, in which the tuned notch is around 1MHz. The corresponding value 
of ru — ne was less than 0.000845. Table 7.1 shows the tuning codes and the corresponding 
measured values of — ne- For simplicity, only the four most significant bits D [4:7] were changed 
during testing. The measured SNR was 37.2 dB for a peak-to-peak input signal magnitude of 
360mV after tuning. Higher tuning accuracy and quick convergence are expected if equation (5.1) is 
used. Similar testing results can be achieved with the noise estimating method based on two narrow 
band digital filters. Table 7.2 summaries the performance of the 1.2 V CTBP modulator. 
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Figure 7.15 Output spectrum after tuning (SNR = ¥12 dB for a Vp-p of360 mV) 
Table 7.1 Values ofr^-ne for different tuning codes 
Tuning code D[4:7] nA — HB 
1110 -0.014390 
0110 -0.007196 
1010 -0.012838 
0010 -0.010301 
1100 -0.004036 
0100 +0.000845 
Table 7.2 Performance summary of the 1.2V CTBP modulator 
Technology 1.5 pm CMOS process 
Supply voltage ±0.6 V 
Sampling frequency 4 MHz 
Tuning range 0.9 MHz to 1.1 MHz 
Dynamic Range -40 dB 
Maximum SNDR ~ 44.6 dB 
Power consumption 2.1mW 
Active Area 1.5 (imx 1.9 Jim 
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7.6 Summary 
To demonstrate the proposed, tuning technique in chapter 5, a 1_2 V second order CTBP 
modulator was implemented in AMI 1.5um CMOS process. The measured DR is around 
40dB(6.5bit) and the power consumption is 2.1mW. When the tuning technique was applied, the 
center frequency of the modulator could be tuned to 1 MHz in a few iterations from an initial center 
frequency between 0.9 MHz and 1.1 MHz. A maximum SNDR of 44.6 dB was achieved after 
tuning. These performances are comparable to the testing results of a 3V second-order Gm-C 
sigma-delta modulator presented in [59]. This work demonstrates the possibility of designing an 
ultra low voltage continuous-time BP sigma-delta modulator with tuning in a conventional CMOS 
process. 
117 
CHAPTER 8 CONCLUSIONS AND FUTURE WORK 
8.1 Conclusion 
The key motivation for studying low voltage analog circuit design is the high demand 
for battery-operated systems as well as lighter and faster electronic equipment using 
conventional CMOS process. Most previous works focus on the design of low voltage 
discrete time CMOS circuits. Only a few techniques had been proposed in the literature to 
meet the need of designing continuous-time analog circuits. Thus, this thesis focuses on the 
study of designing low voltage continuos-time circuit for a power supply voltage down to IV. 
This thesis describes a technique that can be used to design low voltage analog 
circuits for different applications such as low voltage continuous-time active RC filters and 
continuous-time sigma-delta modulators. In the proposed technique, some biasing current 
sources are added to the inverting or non-inverting opamp terminals such that the opamp 
input common-mode voltages can be biased close to one of the supply rails for allowing low 
voltage operations. For high linearity and high dynamic range applications such as tele­
communication applications, active RC filters based on poly-silicon resistors and 
programmable capacitor arrays are often used. The proposed technique can be used to convert 
many high voltage active RC filters into their low voltage designs at the expense of slightly 
increasing noise. As a result, it may lead to increasing power consumption for a given SNR. 
The filter prototype achieves a high performance THD < -56dB with an output swing of 
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650mVpp. The third order inter-modulation distortion is lower than —40dB for a 300mV two-
tone signal at 0.9MHz and 1.1MHz. The measured DR for the 2nd order sigma-delta 
modulator is around 40dB(6.5bit) for an OSR of 100. The peak SNR is 44dB(7bit). The 
performance is acceptable for a 2nd order continuous-time sigma-delta modulator. 
A digital frequency and Q tuning technique for low-voltage active RC biquad filters 
that uses programmable capacitor arrays (PCAs) was also proposed. The proposed technique 
does not require any peak detectors, which are difficult to implement at low-voltage. Instead, 
it uses a few analog comparators, a digital comparator and a few binary counters to adjust the 
PCAs to implement the tuning operation. The center frequency of the filter prototype can be 
tuned from 585KHz to 1.325MHz and the Q factor is tunable from 1 to 6 at toQ = 1.25MHz. 
The center frequency of the second order bandpass filter can be tuned within ±3%. The Q 
factor is within 15% after tuning. This is mainly limited by the phase shift of the off-chip 
attenuator. It can be tuned to within about 2% when on-chip atteuator is used. 
The proposed low voltage design technique demonstrates promising linearity 
performance in the prototype filter and acceptable performance in the modulator prototype. 
Therefore, it is expected that it could be applied in many low voltage applications. 
In the final part of this thesis, a tuning technique for tuning the notch frequency of a 
continuous-time ZA modulator is presented. All the operations can be performed in pure 
digital domain without additional analog components. It first estimates the noise power 
densities of two frequencies. Then the tuning code of the BP filter is adjusted according to 
this information. Furthermore, the tuning algorithm can be applied even if the signal is 
presented to the modulator. The tuning algorithm is based on direct measuring the 
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characteristic of the modulator. This technique can be applied to many kinds of continuous-
time ZA modulators such as gm-C, L-C and RC modulators. MATLAB simulations as well as 
experimental results demonstrate the effectiveness of this algorithm. After the algorithm 
converges, large SNR improvement can be achieved. The tuning algorithm is most effective 
when the noise transfer function of the modulator is symmetrical at the center frequency of 
the bandpass filter. 
8.2 Recommended Future Research 
Certainly, there are a lot of generic low voltage circuit architectures and techniques to 
be exploited. The proposed biased opamp technique could be a good choice for designing low 
to medium frequency low voltage analog circuits. More works are needed to be done to 
further demonstrate the validity of the proposed low voltage technique before it can be 
applied in a practical system. Fully differential low voltage filters can be designed to achieve 
better performance. Higher cutoff frequency IV filters can be designed with the proposed 
technique in a more advanced CMOS process. Furthermore, higher order low voltage 
continuous-time sigma-delta modulator could be designed to achieve a high SNR. Beside the 
above, the following aspects of research works can be studied: 
• Design techniques for low voltage high frequency filters can be studied 
• Further studies for low voltage high order and high frequency continuous-time 
sigma-delta modulator should be investigated 
• For low supply voltage, the Q factor in a continuous-time filter is usually limited. 
Some Q boosted circuits need to develop for low voltage continuous-time filters 
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• A background calibrating and tuning technique may need to study such that it 
applies to both symmetrical and asymmetrical spectrum 
• The direct tuning technique can be further studied for tuning continuous-time 
filters 
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APPENDIX: MATLAB CODE TO SIMULATE THE 
PROPOSED TUNING TECHNIQUE 
%MatIab code used to simulate the proposed tuning system with two narrow-band filters 
%to estimate the noise power density 
%Some sub-codes are from the Delta Sigma Toolbox by Richard Schreier [72] of Oregon 
% State University 
%by Huanzhang Huang 10/05/00 
clear; 
clc; 
addpath d:\sigmadelta_toolbox\irelease; 
format long; 
fprintfC\t\t\t Direct Digital Tunimg For Bandpass Modulator \n'); 
fprintfC\t\t\t With Two Narrow Bandpass Filters \n'); 
fprintf(V\t\t by Huanzhang Huang Oct. 15, 2000 \n'); 
fprintfC\t\t\t ********* ******;i=********************* ******* \n')-
N=8192*2*2; 
fO = 1/4; R=32; 
%Updating coefficient for the complicated updating scheme 
ucof=le-7; 
%Updating increment for the simple updating scheme 
delta=2e-3; 
%The initial u value 
%c(l)=l/4+l/128; 
c(l)=0.28; %The initial normalized center frequency 
NADC=0; 
NBDC=0; 
loopnum=30; 
for k=l:loopnum, 
fprintfC \n'); 
fprintfC \n'); 
fprintf('****************** ****************************** \n')* 
fprintf(This is tuning loop \n>; 
k 
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%c(k)=c(k-1 )+ucof*(N ADC-NBDC) ; 
%H = synthesizeNTF(8rR,l,[],fO); 
ntf = synthesizeNTF(8 ,R, 1, [] ,c(k)) ; 
ffi = ceil(N/(2*R)); 
%f=round(fO *N + l/2*fB): 
f=(fO+1/512/4)*N ; 
%f=round(f0*N+l/23*fB); 
u = 0.1*sin(2*pi*f/N*[0:N-l]); % sine-wave input 
v = simu!ateDSM(u,ntf); % the bit stream from sigma-delta modulator 
echo off; 
%figure(l): elf; 
%t = 0:500: 
%stairs(t, u(t+l),'r'); 
%axis([0 40-1.2 1.2]); 
%figure(2); elf; 
%stairs(t, u(t+l),'r'); 
%ho!d on; 
%stairs(t,v(t+l),'g'); 
%axis([0 500-1.2 1.2]); 
%xlabel('Sample Number'): 
%ylabel('u. v'): 
%titleCModulator Input & Output'); 
spec = fft(v.*hann(N))/(N/4); 
echo off; 
figure(3); elf; 
plot(linspace(0,0.5,N/2), dbv(spec(l:N/2))) 
fl = round((f0-0.25/R)*N); 
f2 = round((f0+0.25/R) *N) ; 
snr = calculateSNR(spec(f 1 : f2),f-f 1+1 ) ; 
text(0.32,-110, sprintfCSNR = %4.1f dB\n(OSR=%d)',snr,R)); 
axis([0 0.5 -160 0]); 
grid on; 
xlabelCNormalized Frequency') 
ylabel('dBFS') 
title('Output Spectrum'); 
%Two Discrete Time Bandpass Fil tes 
kbw 1=0.001; 
kbw2=0.001; 
kwl=2-l/6; 
kw2=2+l/6; 
%syms z; 
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%nom=-kbw*( l+l/z)*(l-l/z); 
%denom=2*(l-(2-kbw-kw*kw)/z+(l-kbw)/(zA2)); 
%hz=nom/denom: 
%hn=iztrans(hz) 
bl=[200 0 -200]; 
b2=[200 0 -200]; 
al=[4+2*kbwl+kwlA2 -8+2*kwlA2 4-2*kbwl+kwlA2]; 
a2=[4+2*kbw2+kw2A2 -8+2*kw2A2 4-2*kbw2+kw2A2] ; 
%notchl=v-u: 
x=filter(bl,al,v); 
y=rilter(b2,a2,v); 
notch l=v-x; 
pp(l:N)=l; 
zl=filter(bl,al,pp); 
z2=filter(b2,a2,pp) ; 
spec! = fft(x.*hannCN))/(N/4); 
spec2 = fft(y.*hann(N))/(N/4); 
spec3 = fft(zl.*hann(N))/(N/4); 
spec4 = fft(z2.*hann(N))/(N/4); 
spec5 = fft(notch 1. *hann(N))/(N/4) ; 
% BP filter spectrum 
figure(4); elf; 
plot(linspace(0,0.5,N/2), dbv(spec( 1 :N/2)),'k') 
hold on; 
plot(linspace(0,0.5,N/2), dbv(spec3(l:N/2)),'r') 
hold on; 
plot(linspace(0,0.5,N/2), dbv(spec4(l:N/2)),'b') 
axis([0 0.5 -180 50]); 
grid on; 
xlabelCNormalized Frequency') 
y 1 abel('Magnitude') 
figure(5); elf; 
%spec = fft(x.*hann(N)); 
%plot(dbv(spec( 1 :N))) 
echo off; 
plot(linspace(0,0.5,N/2), dbv(specl(l:N/2)), 'r') 
axis([0 0.5 -160 50]); 
grid on; 
xlabelCNormalized Frequency') 
ylabel('Magnitude') 
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figure(6); elf; 
pIot0inspace(0,0.5,N/2), dbv(spec2(l :N/2)),'b') 
axis([0 0.5 -160 50]); 
grid on; 
xlabelCNormalized Frequency') 
ylabelCMagnitude') 
M=2A10; 
% first sub loop 
for i=l:round(N/M), 
na(i)=0;nb(i)=0; 
for j=l+(i-l)*M:i*M, 
na(i)=na(i)+x(j)A2/M; 
nb(i)=nb(i)+y(j)A2/M; 
end 
%na(i)=na(i)-max(x)A2/M; 
%nb(i)=nb(i)-max(y)A2/M; 
end 
figure(7); elf; 
i=l:round(N/M); 
plot(i, na*l, 'r', i, nb*l, 'bo-') 
xlabel('Computation Number') 
ylabelCEstimated Noise Power') 
%Second sub-loop 
NADC=0; 
NBDC=0; 
pl=round(N/M); 
for l=l:pl, 
NADC=NADC+na(l)/p 1 ; 
NBDC=NBDC+nb(I)/p 1 ; 
end 
fprintf('Simulation Complete Successfully!! !\n\n'); 
%if (abs(NADC-NBDC)< 2500) 
% break 
%end 
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%CompIicated updating scheme 
c(k+l)=c(k)-ucof*(NADC-NBDC); 
%SimpIe updating scheme 
% cfk+1 )=c(k)-delta*(NADC-NBDC)/abs(NADC-NBDC): 
end 
%Drawing the settling curve 
figure(8); elf; 
i=l:loopnum; 
p!ot(i, c(i), 'rA') 
xlabel(Tuning Loop Running Number') 
ylabel(Tuning Code') 
title (Tuning Settling Curve'); 
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